With the TimeQuest command report_net_timing, you can generate a report that details the net delays for specific nets or all nets in your design. A net corresponds to a cell’s output pin.
#Report net timing for an output pin of a register
report_net_timing [get_nets *reg*]
#Report net timing for the top 10 nets
report_net_timing –nworst_delay 10
The use of this design is governed by, and subject to, the terms and conditions of the Altera® Hardware Reference Design License Agreement.
Design examples disclaimer
These design examples may only be used within Altera devices and remain the property of Altera Corporation. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.
