This example implements an 8-bit bus that feeds and receives feedback from bidirectional pins. The example contains 8 D-type flipflops (DFFs) named a, which store the values of the inputs. The DFFs named b store the data from the feedback line.
This example uses a WIRE primitive to clarify the bus names. The WIRE primitive is used only for node naming and does not have a physical implementation in the device architecture.
Download the Graphic Editor file used in this example:
The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.
bid.gif
For more information on using this example in your project, go to:
- How to Use Graphic Editor Examples
- AHDL: Tri-State Buses Connected to a Bidirectional Bus
- Implementing Tri-State Buses in Altera Devices
- MAX+PLUS II Help
Design Examples Disclaimer
These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.
