from IFI
      |
Features
The Gigabit Ethernet MAC megafunction includes the following features:
- Nios® embedded processor interface
- 1000Base-T, full duplex
- 100Base-TX, full duplex
- Transmit buffer: double buffer, 2000 bytes
- Receive buffer: ring buffer, 4000 bytes
- Filter: MAC ID, MAC IP, MAC control frame (MCF)
- IFI_PHY_MANAGER included
- Adapted for UCOSII lightweight IP TCP/IP stack
- Adapted for stand-alone lightweight IP TCP/IP stack
- Adapted for emBetter TCP/IP stack
Block diagram
Figure 1 shows the block diagram of the megafunction.
Figure 1. Gigabit Ethernet MAC Block Diagram
View full detail (191 KB)Description
- Small but efficient Gigabit Ethernet MAC
- Easily integrated into Nios II systems using SOPC Builder
- Avalon® interface for Nios II processor
- Independent clock domains for Nios II processor and GMAC II
- Royalty free
- Ethernet and Gigabit Ethernet PHY module available
- Software drivers shipped with intellectual property (IP)
- Verified on Nios II development board
- Evaluation version available
Device utilization and performance
Table 1 lists the typical device utilization results for the megafunction.
| Table 1. Typical Device Utilization | ||||
| Target Device |
Utilization Logic |
M4K Memory blocks | I/O Pins | |
|---|---|---|---|---|
| Cyclone® FPGA | 1100 | 16 | 27 | |
| Cyclone II FPGA | 1100 | 16 | 27 | |
| Cyclone III FPGA | 1100 | 16 | 27 | |
| Stratix® FPGA | 1100 | 16 | 27 | |
| Stratix II FPGA | 1100 | 16 | 27 | |
| Stratix III FPGA | 1100 | 16 | 27 | |
- The Quartus® II software reports the number of adaptive look-up tables (ALUTs) that the design uses in Stratix II devices. The LE count is based on this number of ALUTs.
Contact information
For additional information, contact:
Ingenieurbüro Für IC-Technologie
Kleiner Weg 3
97877 Wertheim
GERMANY
Tel: +49/9342/96080
Fax: +49/9342/5381
Email: ifi@ifi-pld.de
URL: www.ifi-pld.de
