オンライン資料: Cyclone V デバイス

日本語版資料は、英語版を翻訳したもので、内容に相違が生じる場合には原文を優先します。
こちらの日本語版は参考用としてご利用ください。設計の際には、最新の英語版で内容をご確認ください。

SoC FPGA 資料

Cyclone V デバイス・ハンドブック

Cyclone V Device Handbook (15 MB)

Cyclone V Device Handbook, Volume 1: Device Overview and Datasheet (ver 1.2, Feb 2012, 2 MB)

Chapter 1. Overview for Cyclone V Device Family (ver 1.2, Feb 2012, 725 KB)
Chapter 2. Device Datasheet for Cyclone V Devices (ver 1.2, Feb 2012, 755 KB)

Cyclone V Device Handbook, Volume 2: Device Interfaces and Integration (ver 1.2, Feb 2012, 5 MB)

Section I. Device Core for Cyclone V Devices

Chapter 1. Logic Array Blocks and Adaptive Logic Modules in Cyclone V Devices (ver 1.1, Nov 2011, 601 KB)
Chapter 2. Memory Blocks in Cyclone V Devices (ver 1.0, Oct 2011, 155 KB)
Chapter 3. Variable-Precision DSP Blocks in Cyclone V Devices (ver 1.0, Oct 2011, 305 KB)
Chapter 4. Clock Networks and PLLs in Cyclone V Devices (ver 1.1, Feb 2012, 909 KB)

Section II. I/O Interfaces for Cyclone V Devices

Chapter 5. I/O Features in Cyclone V Devices (ver 1.2, Feb 2012, 1 MB)
Chapter 6. External Memory Interfaces in Cyclone V Devices (ver 1.2, Feb 2012, 947 KB)

Section III. System Integration for Cyclone V Devices

Chapter 7. Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices (ver 1.1, Nov 2011, 177 KB)
Chapter 8. SEU Mitigation in Cyclone V Devices (ver 1.0, Oct 2011, 134 KB)
Chapter 9. JTAG Boundary-Scan Testing in Cyclone V Devices (ver 1.0, Oct 2011, 153 KB)
Chapter 10. Power Management in Cyclone V Devices (ver 1.0, Oct 2011, 133 KB)

Cyclone V Device Handbook, Volume 3: Transceivers (ver 1.0, Oct 2011, 4 MB)

Chapter 1. Transceiver Architecture in Cyclone V Devices (ver 1.0, Oct 2011, 1 MB)
Chapter 2. Transceiver Clocking in Cyclone V Devices (ver 1.0, Oct 2011, 1 MB)
Chapter 3. Transceiver Reset Control and Power Down in Cyclone V Devices (ver 1.0, Oct 2011, 352 KB)
Chapter 4. Transceiver Protocol Configurations in Cyclone V Devices (ver 1.0, Oct 2011, 748 KB)
Chapter 5. Transceiver Custom Configurations in Cyclone V Devices (ver 1.0, Oct 2011, 432 KB)

Cyclone V Device Handbook, Volume 4: Device Basics (ver 1.1, Nov 2011, 6 MB)

Chapter 1. Device Interfaces and Integration Basics for Cyclone V Devices (ver 1.1, Nov 2011, 4 MB)
Chapter 2. Transceiver Basics for Cyclone V Devices (ver 1.0, Oct 2011, 1 MB)

関連資料

消費電力 & 熱管理

Achieving Lowest System Power with Low-Power 28-nm FPGAs (ver 1.0, Mar 2012, 467 KB)
PowerPlay Early Power Estimator User Guide (ver 6.0, Jan 2012, 2 MB)

I/O インタフェース、プロトコル、シグナル・インテグリティ

Cyclone V Hard IP for PCI Express User Guide (ver 1.0, Nov 2011, 3 MB)
AN653: Implementing the CPRI Protocol using the Deterministic Latency Transceiver PHY IP Core (ver 1.0, Jan 2012, 856 KB)
an653_Reference_Design_File (346 KB)

デバイス・コンフィギュレーション & リモート・システム・アップグレード

Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide (ver 1.1, Feb 2012, 2 MB)

デザイン・ガイドライン

Tips and Techniques for 28-nm Design Optimization (ver 1.0, Nov 2011, 704 KB)

PCB レイアウト & パッケージ

AN659: Thermal Management and Mechanical Handling for Lidless Flip Chip Ball-Grid Array (ver 1.0, Mar 2012, 980 KB)
(This application note provides guidance on thermal management and mechanical handling of lidless flip chip ball-grid array (FCBGA) for Altera devices. )

エンド・アプリケーション

A Validated Methodology for Designing Safe Industrial Systems on a Chip (ver 1.0, Sep 2011, 371 KB)
Broadcast video and image processing (ver 2.1, Mar 2012, 411 KB)
Displays (ver 2.0, Mar 2012, 257 KB)

一般デバイス資料

Achieving Lowest System Power with Low-Power 28-nm FPGAs (ver 1.0, Mar 2012, 467 KB)
Altera's User-Customizable ARM-Based SoC FPGAs (ver 1.0, Oct 2011, 3 MB)
Cyclone V FPGAs (ver 1.0, Mar 2012, 290 KB)
Industrial Motor Drive on a Single FPGA (ver 2.0, Mar 2012, 370 KB)
Jump-Start Software Development with the SoC FPGA Virtual Target (ver 1.0, Oct 2011, 370 KB)
Reducing Total System Cost with Low-Power 28-nm FPGAs (ver 1.1, Apr 2012, 517 KB)
アルテラの ARM ベース SoC FPGA　～ユーザーによるカスタマイズが可能～ (ver 1.0, Oct 2011, 1 MB)
ソフトウェアの開発を今日から開始できる SoC FPGA Virtual Target (ver 1.0, Oct 2011, 230 KB)
ワンチップ SoC FPGA による産業用モーター・ドライブ (ver 1.0, Oct 2011, 239 KB)

このページを評価

お問い合わせ