

This chapter provides a general description of clock networks and phase-locked loops (PLLs) in HardCopy® IV devices.

HardCopy IV devices support a hierarchical clock structure and multiple PLLs with advanced features equivalent to Stratix® IV devices. The large number of clocking resources in combination with clock synthesis precision offered by the PLLs provides a complete clock management solution for your designs. HardCopy IV devices provide dedicated global clock networks (GCLKs), regional clock networks (RCLKs), and periphery clock networks (PCLKs). These clocks are organized into a hierarchical clock structure that provides up to 192 unique clock domains for the entire device, and up to 60 unique clock sources per device quadrant. Altera's Quartus® II software compiler automatically turns off clock networks not used in the design, thereby reducing overall power consumption of the device.

HardCopy IV devices deliver abundant PLL resources with up to 12 PLLs per device and up to 10 outputs per PLL. These PLLs are feature rich, supporting advanced capabilities such as clock switchover, dynamic phase shifting, PLL reconfiguration, and reconfigurable bandwidth. HardCopy IV PLLs also support external feedback mode, spread-spectrum tracking, and post-scale counter cascading features. The Quartus II software enables the PLLs and their features without requiring any external devices.



All Stratix IV PLL features are supported by HardCopy IV PLLs.



For more information about clock networks and PLLs, refer to the *Clock Networks and PLLs in Stratix IV Devices* chapter in volume 1 of the *Stratix IV Device Handbook*.

This chapter contains the following sections:

- “Clock Networks in HardCopy IV Devices”
- “PLLs in HardCopy IV Devices” on page 5–3
- “Design Considerations” on page 5–7

## Clock Networks in HardCopy IV Devices

HardCopy IV devices offer the same clock network resources and features as Stratix IV devices. Clock resources that are used in Stratix IV devices are mapped to equivalent clock resources in HardCopy IV devices, preserving the clocking functions. Unused clock resources are powered down to reduce power consumption.



## Clock Network Resources

Similar to Stratix IV devices, HardCopy IV devices have up to 32 dedicated single-ended clock pins or 16 dedicated differential clock pins ( $CLK[0:15]_p$  and  $CLK[0:15]_n$ ) that can drive either the GCLK or RCLK networks. These clock pins are arranged in the middle of the four sides of the HardCopy IV device.

You can drive the 16 GCLKs in HardCopy IV devices throughout the entire device, serving as low-skew clock sources for the core fabric and PLLs. You can also drive the GCLKs from the device I/O elements (IOEs) and internal logic to generate global clocks and other high fan-out control signals.

The RCLKs provide the lowest clock delay and skew for logic contained within a single device quadrant. You can drive RCLKs from IOEs and internal logic within a given quadrant.

The PCLKs are a collection of individual clock networks driven from the periphery of the HardCopy IV device. Clock outputs from the dynamic phase alignment (DPA) block, horizontal I/O pins, and internal logic can drive the PCLK networks. These PCLKs have higher skew when compared with the GCLK and RCLK networks and can be used instead of general purpose routing to drive signals into and out of the HardCopy IV device.

The GCLKs, RCLKs, and PCLKs available in HardCopy IV devices are organized into hierarchical clock structures that provide up to 192 unique clock domains (16 GCLK + 88 RCLK + 88 PCLK) across the entire device. HardCopy IV devices also allow up to 60 unique GCLK, RCLK, and PCLK clock sources (16 GCLK + 22 RCLK + 22 PCLK) per device quadrant.

Table 5-1 lists the clock resources available in HardCopy IV devices.

**Table 5-1. Clock Resources in HardCopy IV Devices**

Clock Resource	Number of Resources Available	Source of Clock Resource
Clock input pins	32 Single-ended (16 Differential)	$CLK[0..15]_p$ and $CLK[0..15]_n$ pins
Global clock networks	16	$CLK[0..15]_p/n$ pins, PLL clock outputs, and logic array
Regional clock networks	88	$CLK[0..15]_p/n$ pins, PLL clock outputs, and logic array
Peripheral clock networks	88 (22 per device quadrant) (1)	DPA clock outputs, horizontal I/O pins, and logic array
GCLKs/RCLKs per quadrant	38	16 GCLKs + 22 RCLKs
GCLKs/RCLKs per device	104	16 GCLKs + 88 RCLKs

**Note to Table 5-1:**

(1) There are 56 PCLKs in HC4E25 and HC4GX25 devices and 88 PCLKs in HC4E35 and HC4GX35 devices. The HC4GX15 devices have 28 PCLKs.

## Clocking Regions

HardCopy IV devices can implement the four different types of Stratix IV clocking regions using GCLK and RCLK networks. These types of clocking regions include the following:

- Entire device clock region
- Regional clock region
- Dual-regional clock region
- Sub-regional clock region

## Clock Control Block

HardCopy IV devices also support the same features as the Stratix IV clock control block, which is available for each GCLK and RCLK network. The clock control block provides the following features:

- Clock source selection (dynamic selection for GCLKs)

You can statically or dynamically select the GCLK source. The RCLK source can only be statically selected. Static selection involves mask programming the clock multiplexer select inputs. The clock selection is fixed and cannot be changed when the HardCopy IV device is in user mode. Dynamic selection for the GCLK source uses internal logic to control the clock multiplexer select inputs when the device is in user mode. For dynamic clock source selection, you can either select two PLL outputs (such as CLK0 or CLK1) or a combination of clock pins or PLL outputs.

- Clock power-down (static or dynamic clock enable or disable)

You can statically or dynamically power-down the GCLK and RCLK networks, reducing overall power consumption of the device. Unused GCLK and RCLK networks are powered down through static settings that are automatically generated by the Quartus II software and mask programmed into the device. The dynamic clock enable or disable feature allows internal logic to synchronously control power-up or power-down on GCLK and RCLK networks, including dual-regional clock regions.

## PLLs in HardCopy IV Devices

HardCopy IV devices offer up to 12 PLLs that support the same features as the Stratix IV PLLs. These PLLs provide robust clock management and synthesis for device clock management, external system clock management, and high-speed I/O interfaces. The nomenclature for the PLLs follows their geographical location in the device floorplan. The PLLs that reside on the top and bottom sides of the device are named PLL\_T1, PLL\_T2, PLL\_B1, and PLL\_B2

The PLLs that reside on the left and right sides of the device are named PLL\_L1, PLL\_L2, PLL\_L3, PLL\_L4, PLL\_R1, PLL\_R2, PLL\_R3, and PLL\_R4, respectively.

Table 5-2 and Table 5-3 list the number of PLLs available in the HardCopy IV device family.

**Table 5-2. HardCopy IV E Device PLL Availability**

HardCopy IV E Device	Stratix IV Prototype Device	L1	L2	L3	L4	T1	T2	B1	B2	R1	R2	R3	R4
HC4E25WF484N (1)	EP4SE230F29 (F780)	—	✓	—	—	✓	—	✓	—	—	✓	—	—
HC4E25FF484N (1)	EP4SE230F29 (F780)	—	✓	—	—	✓	—	✓	—	—	✓	—	—
HC4E25WF780N	EP4SE230F29 (F780)	—	✓	—	—	✓	—	✓	—	—	✓	—	—
	EP4SE360H29 (H780)	—	✓	—	—	✓	—	✓	—	—	✓	—	—
HC4E25FF780N	EP4SE230F29 (F780)	—	✓	—	—	✓	—	✓	—	—	✓	—	—
	EP4SE360H29 (H780)	—	✓	—	—	✓	—	✓	—	—	✓	—	—
HC4E35LF1152N	EP4SE360F35 (F1152)	—	✓	✓	—	✓	✓	✓	✓	—	✓	—	—
	EP4SE530H35 (H1152)	—	✓	✓	—	✓	✓	✓	✓	—	✓	—	—
	EP4SE820H35 (H1152)	—	✓	✓	—	✓	✓	✓	✓	—	✓	—	—
HC4E35FF1152N	EP4SE360F35 (F1152)	—	✓	✓	—	✓	✓	✓	✓	—	✓	✓	—
	EP4SE530H35 (H1152)	—	✓	✓	—	✓	✓	✓	✓	—	✓	✓	—
	EP4SE820H35 (H1152)	—	✓	✓	—	✓	✓	✓	✓	—	✓	✓	—
HC4E35LF1517N	EP4SE360F40 (F1517)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	EP4SE530H40 (H1517)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	EP4SE820H40 (H1517)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
HC4E35FF1517N	EP4SE360F40 (F1517)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	EP4SE530H40 (H1517)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	EP4SE820H40 (H1517)	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

**Note to Table 5-2:**

(1) You are migrating from 780 package in the FPGA to a 484 package in the HardCopy device. A board change is required for non-socket migration.

**Table 5-3. HardCopy IV GX Device PLL Availability (Part 1 of 3)**

HardCopy IV GX Device	Stratix IV Prototype Device	L1	L2	L3	L4	T1	T2	B1	B2	R1	R2	R3	R4
HC4GX15LF780N	EP4SGX70DF29 (F780)	—	✓	—	—	✓	—	✓	—	—	—	—	—
	EP4SGX110DF29 (F780)	—	✓	—	—	✓	—	✓	—	—	—	—	—
	EP4SGX180DF29 (F780)	—	✓	—	—	✓	—	✓	—	—	—	—	—
	EP4SGX230DF29 (F780)	—	✓	—	—	✓	—	✓	—	—	—	—	—
HC4GX15LA780N	EP4SGX290FH29 (H780)	—	—	—	—	✓	—	✓	—	—	—	—	—
	EP4SGX360FH29 (H780)	—	—	—	—	✓	—	✓	—	—	—	—	—

**Table 5-3. HardCopy IV GX Device PLL Availability (Part 2 of 3)**


HardCopy IV GX Device	Stratix IV Prototype Device	L1	L2	L3	L4	T1	T2	B1	B2	R1	R2	R3	R4
HC4GX25LF780N	EP4SGX290FH29 (H780)	—	—	—	—	✓	—	✓	—	—	—	—	—
	EP4SGX360FH29 (H780)	—	—	—	—	✓	—	✓	—	—	—	—	—
HC4GX25LF1152N	EP4SGX110FF35 (F1152)	—	✓	—	—	✓	—	✓	—	—	✓	—	—
	EP4SGX180FF35 (F1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
	EP4SGX230FF35 (F1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
	EP4SGX290FF35 (F1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
	EP4SGX360FF35 (F1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
HC4GX25FF1152N	EP4SGX180HF35 (F1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
	EP4SGX230HF35 (F1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
	EP4SGX290HF35 (F1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
	EP4SGX360HF35 (F1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
	EP4SGX530HH35 (H1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
HC4GX35FF1152N	EP4SGX230HF35 (F1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
	EP4SGX360HF35 (F1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
	EP4SGX530HH35 (H1152)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
HC4GX35LF1517N	EP4SGX230KF40 (F1517)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
	EP4SGX360KF40 (F1517)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—
	EP4SGX530KH40 (H1517)	—	✓	—	—	✓	✓	✓	✓	—	✓	—	—

**Table 5-3. HardCopy IV GX Device PLL Availability (Part 3 of 3)**

HardCopy IV GX Device	Stratix IV Prototype Device	L1	L2	L3	L4	T1	T2	B1	B2	R1	R2	R3	R4
HC4GX35FF1517N	EP4SGX180KF40 (F1517)	—	✓	✓	—	✓	✓	✓	✓	—	✓	✓	—
	EP4SGX230KF40 (F1517)	—	✓	✓	—	✓	✓	✓	✓	—	✓	✓	—
	EP4SGX290KF40 (F1517)	—	✓	✓	—	✓	✓	✓	✓	—	✓	✓	—
	EP4SGX360KF40 (F1517)	—	✓	✓	—	✓	✓	✓	✓	—	✓	✓	—
	EP4SGX530KH40 (H1517)	—	✓	✓	—	✓	✓	✓	✓	—	✓	✓	—

The PLL functionality in HardCopy IV devices remains the same as in Stratix IV PLLs. Therefore, HardCopy IV PLLs also support features such as PLL reconfiguration, where you can dynamically configure the PLL in user mode.

All HardCopy IV PLLs have the same core analog structure with only minor differences in features that are supported. Table 5-4 lists the features of the top/bottom and left/right PLLs in HardCopy IV devices.

 For more information about Stratix IV PLL features, refer to the *Clock Networks and PLLs in Stratix IV Devices* chapter in volume 1 of the *Stratix IV Device Handbook*.

**Table 5-4. HardCopy IV PLL Features (Part 1 of 2)**

Feature	HardCopy IV Top/Bottom PLLs	HardCopy IV Left/Right PLLs
C (output) counters	10	7
M, N, C counter sizes	1 to 512	1 to 512
Dedicated clock outputs	6 single-ended or 4 single-ended and 1 differential pair	2 single-ended or 1 differential pair
Clock input pins	8 single-ended or 4 differential pin pairs	8 single-ended or 4 differential pin pairs
External feedback input pin	Single-ended or differential	Single-ended only
Spread-spectrum input clock tracking	Yes (1)	Yes (1)
PLL cascading	Through GCLK and RCLK, and dedicated path between adjacent PLLs	Through GCLK and RCLK, and dedicated path between adjacent PLLs (2)
Compensation modes	All except LVDS clock network compensation	All except external feedback mode when using differential I/Os
PLL drives LVDSCLK and LOADEN	No	Yes
VCO output drives DPA clock	No	Yes
Phase shift resolution	Down to 96.125ps (3)	Down to 96.125ps (3)
Programmable duty cycle	Yes	Yes
Output counter cascading	Yes	Yes

**Table 5-4. HardCopy IV PLL Features (Part 2 of 2)**


Feature	HardCopy IV Top/Bottom PLLs	HardCopy IV Left/Right PLLs
Input clock switchover	Yes	Yes

**Notes to Table 5-4:**

- (1) Provided input clock jitter is within input jitter tolerance specifications.
- (2) The dedicated path between adjacent PLLs is not available on L1, L4, R1, and R4 PLLs.
- (3) The smallest phase shift is determined by the voltage-control oscillator (VCO) period divided by eight. For degree increments, the HardCopy IV device can shift all output frequencies in increments of at least 45°. Smaller degree increments are possible depending on the frequency and divide parameters.

Figure 5-1 shows the PLL locations in HardCopy IV devices. Some PLLs are not available depending on the density and package of the HardCopy IV device.

**Figure 5-1. HardCopy IV PLL Locations**



## Design Considerations

To ensure that your Stratix IV design can be successfully mapped to the HardCopy IV design, follow these general guidelines when implementing your design. These guidelines help make your design robust, ensuring it meets timing closure and achieves the performance you need:

- Match the PLL resources used in HardCopy IV devices and Stratix IV devices in order to successfully map your design from the FPGA design to the ASIC design, or vice-versa. This is necessary to ensure that all the resources used and the functions implemented in both designs match. Make sure to select the companion device during device selection in the Quartus II software. Doing this restricts the Quartus II software to resources that are common to both the FPGA and ASIC devices, and ensures that the design can map successfully. Refer to Table 5-2 for the available PLLs in the HardCopy IV series devices for non-socket migration.

- Enable PLL reconfiguration for your design if it uses PLLs. The PLL settings in HardCopy IV devices may require different settings from the Stratix IV PLLs because of the different clock tree lengths and PLL compensations. By enabling PLL reconfiguration, you can adjust your PLL settings on the HardCopy IV device after the silicon has been fabricated. This allows you to fine tune and further optimize your system performance.
- Use dedicated clock input pins to drive the PLL reference clock inputs, particularly if your design is interfacing with an external memory. This minimizes reference clock input jitter to the PLLs, providing more margin for your design.

When you cascade PLLs for the ALTMEMPHY, ensure that:

- The input clock to the ALTMEMPHY PLL is fed by a dedicated input
- If the ALTMEMPHY PLL is fed by another PLL, the source PLL
  - input must be fed by a dedicated input pin
  - must be in no compensation mode
- If the input clock to the ALTMEMPHY is fed by another PLL, the ALTMEMPHY PLL's input clock must be from a dedicated clock output from the source PLL.

## Document Revision History

Table 5-5 lists the revision history for this chapter.

**Table 5-5. Document Revision History**

Date	Version	Changes
January 2011	2.2	<ul style="list-style-type: none"> <li>■ Maintenance release—used new document template.</li> <li>■ Minor text edits.</li> </ul>
January 2010	2.1	<ul style="list-style-type: none"> <li>■ Updated Table 5-2.</li> <li>■ Minor text edits.</li> </ul>
June 2009	2.0	Added non-socket information and new part numbers.
December 2008	1.0	Initial release.