

This chapter is for board designers who need to determine the FPGA pin usage, to create the board layout for the system, as the board design process sometimes occurs concurrently with the RTL design process.

-  Use this document with the *External Memory Interfaces* chapter of the relevant device family handbook.

All external memory interfaces typically require the following FPGA resources:

- Interface pins
- PLL and clock network
- DLL (not applicable in Cyclone[®] III and Cyclone IV devices)
- Other FPGA resources—for example, core fabric logic, and on-chip termination (OCT) calibration blocks

When you know the requirements for your memory interface, you can then start planning how you can architect your system. The I/O pins and internal memory cannot be shared for other applications or memory interfaces. However, if you do not have enough PLLs, DLLs, or clock networks for your application, you may share these resources among multiple memory interfaces or modules in your system.

Ideally, any interface should reside entirely in a single bank. However, interfaces that span multiple adjacent banks or the entire side of a device are also fully supported. In addition, you may also have wraparound memory interfaces, where the design uses two adjacent sides of the device and the memory interface logic resides in a device quadrant. In some cases, top or bottom bank interfaces have higher supported clock rate than left or right or wraparound interfaces.

Interface Pins

Any I/O banks that do not support transceiver operations in Arria[®] II, Cyclone III, Cyclone IV, Stratix[®] III, Stratix IV, and Stratix V devices support memory interfaces. However, DQS (data strobe or data clock) and DQ (data) pins are listed in the device pin tables and fixed at specific locations in the device. You must adhere to these pin locations as these locations are optimized in routing to minimize skew and maximize margin. Always check the external memory interfaces chapters from the device handbooks for the number of DQS and DQ groups supported in a particular device and the pin table for the actual locations of the DQS and DQ pins.

For maximum performance and best skew across the interface, each required memory interface should completely reside within a single I/O bank, or at least one side of the device. Address and command pins can be constrained in a different side of the device if there are not enough pins available. For example, you may have the read and write data pins on the top side of the device, and have the address and command pins on the left side of the device. In memory interfaces with unidirectional data, you may also have all the read data pins on the top side of the device and the write data pin on the left side of the device. However, you should not break a unidirectional pin group across multiple sides of the device. Memory interfaces typically have the following pin groups:

- Write data pin group and read data pin group
- Address and command pin group

Table 3-1 lists a summary of the number of pins required for various example memory interfaces. Table 3-1 uses series OCT with calibration, parallel OCT with calibration, or dynamic calibrated OCT, when applicable, shown by the usage of R_{UP} and R_{DN} pins or R_{ZQ} pin.

Table 3-1. Pin Counts for Various Example Memory Interfaces ⁽¹⁾, ⁽²⁾ (Part 1 of 2)

Memory Interface	FPGA DQS Bus Width	Number of DQ Pins	Number of DQS Pins	Number of DM/BWSn Pins	Number of Address Pins ⁽³⁾	Number of Command Pins	Number of Clock Pins	R_{UP}/R_{DN} Pins ⁽⁴⁾	R_{ZQ} Pins ⁽¹¹⁾	Total Pins with R_{UP}/R_{DN}	Total Pins with R_{ZQ}
DDR3 SDRAM ⁽⁵⁾ , ⁽⁶⁾	×4	4	2	0 ⁽⁷⁾	14	10	2	2	1	34	33
	×8	8	2	1	14	10	2	2	1	39	38
		16	4	2	14	10	2	2	1	50	49
		72	18	9	14	14	4	2	1	134	133
DDR2 SDRAM ⁽⁸⁾	×4	4	1	1 ⁽⁷⁾	15	9	2	2	1	34	33
	×8	8	1 ⁽⁹⁾	1	15	9	2	2	1	38	37
		16	2 ⁽⁹⁾	2	15	9	2	2	1	48	47
		72	9 ⁽⁹⁾	9	15	12	6	2	1	125	124
DDR SDRAM ⁽⁶⁾	×4	4	1	1 ⁽⁷⁾	14	7	2	2	1	29	28
	×8	8	1	1	14	7	2	2	1	33	35
		16	2	2	14	7	2	2	1	43	42
		72	9	9	13	9	6	2	1	118	117
QDR II+ SRAM	×9	18	2	1	19	3 ⁽¹⁰⁾	4	2	1	49	48
	×18	36	2	2	18	3 ⁽¹⁰⁾	4	2	1	67	66
	×36	72	2	4	17	3 ⁽¹⁰⁾	4	2	1	104	103
QDR II SRAM	×9	18	2	1	19	2	4	2	1	48	47
	×18	36	2	2	18	2	4	2	1	66	65
	×36	72	2	4	17	2	4	2	1	103	102
RLDRAMII CIO	×9	9	2	1	22	7 ⁽¹⁰⁾	4	2	2	47	46
		18	2	1	21	7 ⁽¹⁰⁾	6	2	2	57	56
	×18	36	2	1	20	7 ⁽¹⁰⁾	8	2	2	76	75

Table 3-1. Pin Counts for Various Example Memory Interfaces ⁽¹⁾, ⁽²⁾ (Part 2 of 2)

Memory Interface	FPGA DQS Bus Width	Number of DQ Pins	Number of DQS Pins	Number of DM/BWSn Pins	Number of Address Pins ⁽³⁾	Number of Command Pins	Number of Clock Pins	R _{UP} /R _{DN} Pins ⁽⁴⁾	R _{ZQ} Pins ⁽¹¹⁾	Total Pins with R _{UP} /R _{DN}	Total Pins with R _{ZQ}
RLDRAM II SIO	×9	18	2	1	22	7 ⁽¹⁰⁾	4	2	2	56	55
		36	2	1	21	7 ⁽¹⁰⁾	6	2	2	75	74
	×18	72	2	1	20	7 ⁽¹⁰⁾	8	2	2	112	111

Notes to Table 3-1:

- (1) These example pin counts are derived from memory vendor data sheets. Check the exact number of addresses and command pins of the memory devices in the configuration that you are using.
- (2) PLL and DLL input reference clock pins are not counted in this calculation.
- (3) The number of address pins depend on the memory device density.
- (4) Some DQS or DQ pins are dual purpose and can also be required as R_{UP}, R_{DN}, or configuration pins. A DQS group is lost if you use these pins for configuration or as R_{UP} or R_{DN} pins for calibrated OCT. Pick R_{UP} and R_{DN} pins in a DQS group that is not used for memory interface purposes. You may need to place the DQS and DQ pins manually if you place the R_{UP} and R_{DN} pins in the same DQS group pins.
- (5) The TDQS and TDQS# pins are not counted in this calculation, as these pins are not used in the memory controller.
- (6) Numbers are based on 1-GB memory devices.
- (7) Altera® FPGAs do not support DM pins in ×4 mode with differential DQS signaling.
- (8) Numbers are based on 2-GB memory devices without using differential DQS, RDQS, and RDQS# pin support.
- (9) Assumes single ended DQS mode. DDR2 SDRAM also supports differential DQS, which makes these DQS and DM numbers identical to DDR3 SDRAM.
- (10) The QVLD pin that indicates read data valid from the QDR II+ SRAM or RLDRAM II device, is included in this number.
- (11) R_{ZQ} pins are supported by Stratix V devices only.




Maximum interface width varies from device to device depending on the number of I/O pins and DQS or DQ groups available. Achievable interface width also depends on the number of address and command pins that the design requires. To ensure adequate PLL, clock, and device routing resources are available, you should always test fit any IP in the Quartus® II software before PCB sign-off.

Altera devices do not limit the width of external memory interfaces beyond the following requirements:


- Maximum possible interface width in any particular device is limited by the number of DQS groups available.
- Sufficient clock networks are available to the interface PLL as required by the IP.
- Sufficient spare pins exist within the chosen bank or side of the device to include all other address and command, and clock pin placement requirements.
- The greater the number of banks, the greater the skew, hence Altera recommends that you always generate a test project of your desired configuration and confirm that it meets timing.


While you should use the Quartus II software for final pin fitting, you can estimate whether you have enough pins for your memory interface using the following steps:

1. Find out how many read data pins are associated per read data strobe or clock pair, to determine which column of the DQS and DQ group availability (×4, ×8/×9, ×16/×18, or ×32/×36) look at the pin table.
2. Check the device density and package offering information to see if you can implement the interface in one I/O bank or on one side or on two adjacent sides.

 If you target Arria II GX, Cyclone III, or Cyclone IV devices and you do not have enough I/O pins to have the memory interface on one side of the device, you may place them on the other side of the device. These device families allow a memory interface to span across the top and bottom, or left and right sides of the device. For any interface that spans across two different sides, use the wraparound interface performance.

3. Calculate the number of other memory interface pins needed, including any other clocks (write clock or memory system clock), address, command, R_{UP} , R_{DN} , R_{ZQ} , and any other pins to be connected to the memory components. Ensure you have enough pins to implement the interface in one I/O bank or one side or on two adjacent sides.

 The DQS groups in Arria II GX devices reside on I/O modules, each consisting of 16 I/O pins. You can only use a maximum of 12 pins per I/O modules when the pins are used as DQS or DQ pins or HSTL/SSTL output or HSTL/SSTL bidirectional pins. When counting the number of available pins for the rest of your memory interface, ensure you do not count the leftover four pins per I/O modules used for DQS, DQ, address and command pins. The leftover four pins can be used as input pins only.

 Refer to the device pin-out tables and look for the blank space in the relevant DQS group column to identify the four pins that cannot be used in an I/O module for Arria II GX devices.

You should always try the proposed pin-outs with the rest of your design in the Quartus II software (with the correct I/O standard and OCT connections) before finalizing the pin-outs, as there may be some interactions between modules that are illegal in the Quartus II software that you may not find out unless you try compiling a design and use the Quartus II Pin Planner.

The following sections describe the pins for each memory interfaces.

DDR, DDR2, and DDR3 SDRAM

This section provides a description of the clock, command, address, and data signals for DDR, DDR2, and DDR3 SDRAM interfaces.

Clock Signals

DDR, DDR2, and DDR3 SDRAM devices use CK and CK# signals to clock the address and command signals into the memory. Furthermore, the memory uses these clock signals to generate the DQS signal during a read through the DLL inside the memory. The SDRAM data sheet specifies the following timings:

- t_{DQSK} is the skew between the CK or CK# signals and the SDRAM-generated DQS signal
- t_{DSH} is the DQS falling edge from CK rising edge hold time
- t_{DSS} is the DQS falling edge from CK rising edge setup time
- t_{DQSS} is the positive DQS latching edge to CK rising edge

These SDRAM have a write requirement (t_{DQSS}) that states the positive edge of the DQS signal on writes must be within $\pm 25\%$ ($\pm 90^\circ$) of the positive edge of the SDRAM clock input. Therefore, you should generate the CK and CK# signals using the DDR registers in the IOE to match with the DQS signal and reduce any variations across process, voltage, and temperature. The positive edge of the SDRAM clock, CK, is aligned with the DQS write to satisfy t_{DQSS} .

DDR3 SDRAM can use a daisy-chained control address command (CAC) topology, in which the memory clock must arrive at each chip at a different time. To compensate for this flight-time skew between devices across a typical DIMM, write leveling must be employed.

Command and Address Signals

Command and address signals in SDRAM devices are clocked into the memory device using the CK or CK# signal. These pins operate at single data rate (SDR) using only one clock edge. The number of address pins depends on the SDRAM device capacity. The address pins are multiplexed, so two clock cycles are required to send the row, column, and bank address. The CS#, RAS, CAS, WE, CKE, and ODT pins are SDRAM command and control pins. DDR3 SDRAM has an additional pin, RESET#, while some DDR3 DIMMs have these additional pins: RESET#, PAR_IN, and ERR_OUT#. The RESET# pin uses the 1.5-V LVCMOS I/O standard, and the PAR_IN and ERR_OUT# pins use the SSTL-15 I/O standard.

The DDR2 SDRAM command and address inputs do not have a symmetrical setup and hold time requirement with respect to the SDRAM clocks, CK, and CK#.

For ALTMEMPHY or Altera SDRAM high-performance controllers in Stratix III and Stratix IV devices, the command and address clock is a dedicated PLL clock output whose phase can be adjusted to meet the setup and hold requirements of the memory clock. The command and address clock is also typically half-rate, although a full-rate implementation can also be created. The command and address pins use the DDIO output circuitry to launch commands from either the rising or falling edges of the clock. The chip select (`mem_cs_n`), clock enable (`mem_cke`), and ODT (`mem_odt`) pins are only enabled for one memory clock cycle and can be launched from either the rising or falling edge of the command and address clock signal. The address and other command pins are enabled for two memory clock cycles and can also be launched from either the rising or falling edge of the command and address clock signal.



In ALTMEMPHY-based designs, the command and address clock `ac_clk_1x` is always half rate. However, because of the output enable assertion, CS#, CKE, and ODT behave like full-rate signals even in a half-rate PHY.

In Arria II GX and Cyclone III devices, the command and address clock is either shared with the `write_clk_2x` or the `mem_clk_2x` clock.

Data, Data Strobes, DM, and Optional ECC Signals

DDR SDRAM uses bidirectional single-ended data strobe (DQS); DDR3 SDRAM uses bidirectional differential data strobes. The DQSn pins in DDR2 SDRAM devices are optional but recommended for DDR2 SDRAM designs operating at more than 333 MHz. Differential DQS operation enables improved system timing due to reduced crosstalk and less simultaneous switching noise on the strobe output drivers. The DQ pins are also bidirectional. Regardless of interface width, DDR SDRAM always

operates in $\times 8$ mode DQS groups. DQ pins in DDR2 and DDR3 SDRAM interfaces can operate in either $\times 4$ or $\times 8$ mode DQS groups, depending on your chosen memory device or DIMM, regardless of interface width. The $\times 4$ and $\times 8$ configurations use one pair of bidirectional data strobe signals, DQS and DQSn, to capture input data. However, two pairs of data strobes, UDQS and UDQS# (upper byte) and LDQS and LDQS# (lower byte), are required by the $\times 16$ configuration devices. A group of DQ pins must remain associated with its respective DQS and DQSn pins.

The DQ signals are edge-aligned with the DQS signal during a read from the memory and are center-aligned with the DQS signal during a write to the memory. The memory controller shifts the DQ signals by -90° during a write operation to center align the DQ and DQS signals. The PHY IP delays the DQS signal during a read, so that the DQ and DQS signals are center aligned at the capture register. Altera devices use a phase-locked loop (PLL) to center-align the DQS signal with respect to the DQ signals during writes and Altera devices (except Cyclone III and Cyclone IV devices) use dedicated DQS phase-shift circuitry to shift the incoming DQS signal during reads. Figure 3-1 shows an example where the DQS signal is shifted by 90° for a read from the DDR2 SDRAM.

Figure 3-1. Edge-aligned DQ and DQS Relationship During a DDR2 SDRAM Read in Burst-of-Four Mode





Figure 3-2 shows an example of the relationship between the data and data strobe during a burst-of-four write.

Figure 3-2. DQ and DQS Relationship During a DDR2 SDRAM Write in Burst-of-Four Mode



The memory device's setup (t_{DS}) and hold times (t_{DH}) for the write DQ and DM pins are relative to the edges of DQS write signals and not the CK or CK# clock. Setup and hold requirements are not necessarily balanced in DDR2 and DDR3 SDRAM, unlike in DDR SDRAM devices.

The DQS signal is generated on the positive edge of the system clock to meet the t_{DQSS} requirement. DQ and DM signals use a clock shifted -90° from the system clock, so that the DQS edges are centered on the DQ or DM signals when they arrive at the DDR2 SDRAM. The DQS, DQ, and DM board trace lengths need to be tightly matched (within 20 ps).

The SDRAM uses the DM pins during a write operation. Driving the DM pins low shows that the write is valid. The memory masks the DQ signals if the DM pins are driven high. To generate the DM signal, Altera recommends that you use the spare DQ pin within the same DQS group as the respective data, to minimize skew.

The DM signal's timing requirements at the SDRAM input are identical to those for DQ data. The DDR registers, clocked by the -90° shifted clock, create the DM signals.

Some SDRAM modules support error correction coding (ECC) to allow the controller to detect and automatically correct error in data transmission. The 72-bit SDRAM modules contain eight extra data pins in addition to 64 data pins. The eight extra ECC pins should be connected to a single DQS or DQ group on the FPGA.

DIMM Options

Compared to the unbuffered DIMMs (UDIMM), both single-rank and double-rank registered DIMMs (RDIMM) use only one pair of clocks and two chip selects CS# [1:0] in DDR3. An RDIMM has extra parity signals for address, RAS#, CAS#, and WE#.

Dual-rank DIMMs have the following extra signals for each side of the DIMM:

- CS# (RDIMM always has two chip selects, DDR3 uses a minimum of 2 chip selects, even on a single rank module)
- CK (only UDIMM)
- ODT signal
- CKE signal

Table 3–2 compares the UDIMM and RDIMM pin options.

Table 3–2. UDIMM and RDIMM Pin Options

Pins	UDIMM Pins (Single Rank)	UDIMM Pins (Dual Rank)	RDIMM Pins (Single Rank)	RDIMM Pins (Dual Rank)
Data	72 bit DQ [71:0] = {CB [7:0], DQ [63:0]}	72 bit DQ [71:0] = {CB [7:0], DQ [63:0]}	72 bit DQ [71:0] = {CB [7:0], DQ [63:0]}	72 bit DQ [71:0] = {CB [7:0], DQ [63:0]}
Data Mask	DM [8:0]	DM [8:0]	DM [8:0]	DM [8:0]
Data Strobe ⁽¹⁾	DQS [8:0] and DQS# [8:0]	DQS [8:0] and DQS# [8:0]	DQS [8:0] and DQS# [8:0]	DQS [8:0] and DQS# [8:0]
Address	BA [2:0], A [15:0] – 2 GB: A [13:0] 4 GB: A [14:0] 8 GB: A [15:0]	BA [2:0], A [15:0] – 2 GB: A [13:0] 4 GB: A [14:0] 8 GB: A [15:0]	BA [2:0], A [15:0] – 2 GB: A [13:0] 4 GB: A [14:0] 8 GB: A [15:0]	BA [2:0], A [15:0] – 2 GB: A [13:0] 4 GB: A [14:0] 8 GB: A [15:0]
Clock	CK0/CK0#	CK0/CK0#, CK1/CK1#	CK0/CK0#	CK0/CK0#

Table 3-2. UDIMM and RDIMM Pin Options

Pins	UDIMM Pins (Single Rank)	UDIMM Pins (Dual Rank)	RDIMM Pins (Single Rank)	RDIMM Pins (Dual Rank)
Command	ODT, CS#, CKE, RAS#, CAS#, WE#	ODT [1:0], CS# [1:0], CKE [1:0], RAS#, CAS#, WE#	ODT, CS# [1:0], CKE, RAS#, CAS#, WE#	ODT [1:0], CS# [1:0], CKE [1:0], RAS#, CAS#, WE#
Parity	—	—	PAR_IN, ERR_OUT	PAR_IN, ERR_OUT
Other Pins	SA [2:0], SDA, SCL, EVENT#, RESET#	SA [2:0], SDA, SCL, EVENT#, RESET#	SA [2:0], SDA, SCL, EVENT#, RESET#	SA [2:0], SDA, SCL, EVENT#, RESET#

Note to Table 3-2:

(1) DQS#[8:0] is optional in DDR2 SDRAM and is not supported in DDR SDRAM interfaces.

QDR II+ and QDR II SRAM

This section provides a description of the clock, command, address, and data signals for QDR II and QDR II+ SRAM interfaces.

Clock Signals

QDR II+ and QDR II SRAM devices have three pairs of clocks:

- Input clocks \bar{K} and $K\#$
- Input clocks \bar{C} and $C\#$
- Echo clocks \bar{CQ} and $CQ\#$

The positive input clock, \bar{K} , is the logical complement of the negative input clock, $K\#$. Similarly, \bar{C} and CQ are complements of $C\#$ and $CQ\#$, respectively. With these complementary clocks, the rising edges of each clock latch the DDR data.

The QDR II+ and QDR II SRAM devices use the \bar{K} and $K\#$ clocks for write access and the \bar{C} and $C\#$ clocks for read accesses only when interfacing more than one QDR II+ or QDR II SRAM device. Because the number of loads that the \bar{K} and $K\#$ clocks drive affects the switching times of these outputs when a controller drives a single QDR II+ or QDR II SRAM device, \bar{C} and $C\#$ are unnecessary. This is because the propagation delays from the controller to the QDR II+ or QDR II SRAM device and back are the same. Therefore, to reduce the number of loads on the clock traces, QDR II+ and QDR II SRAM devices have a single clock mode, and the \bar{K} and $K\#$ clocks are used for both reads and writes. In this mode, the \bar{C} and $C\#$ clocks are tied to the supply voltage (V_{DD}).

\bar{CQ} and $CQ\#$ are the source-synchronous output clocks from the QDR II or QDR II+ SRAM device that accompanies the read data.

The Altera device outputs the \bar{K} and $K\#$ clocks, data, address, and command lines to the QDR II+ or QDR II SRAM device. For the controller to operate properly, the write data (D), address (A), and control signal trace lengths (and therefore the propagation times) should be equal to the \bar{K} and $K\#$ clock trace lengths.

You can generate C, C#, K, and K# clocks using any of the PLL registers via the DDR registers. Because of strict skew requirements between K and K# signals, use adjacent pins to generate the clock pair. The propagation delays for K and K# from the FPGA to the QDR II+ or QDR II SRAM device are equal to the delays on the data and address (D, A) signals. Therefore, the signal skew effect on the write and read request operations is minimized by using identical DDR output circuits to generate clock and data inputs to the memory.

Command Signals

QDR II+ and QDR II SRAM devices use the write port select (WPSn) signal to control write operations and the read port select (RPSn) signal to control read operations. The byte write select signal (BWSn) is a third control signal that indicates to the QDR II+ or QDR II SRAM device which byte to write into the QDR II+ or QDR II SRAM device. You can use any of the FPGA's user I/O pins to generate control signals, preferably on the same side and the same bank. Assign the BWSn pin within the same DQS group as the corresponding the write data.

Address Signals

QDR II+ and QDR II SRAM devices use one address bus (A) for both read and write addresses. You can use any of the FPGA's user I/O pins to generate address signals, preferably on the same side and the same banks.

Data and QVLD Signals

QDR II+ and QDR II SRAM devices use two unidirectional data buses: one for writes (D) and one for reads (Q). The read data is edge-aligned with the CQ and CQ# clocks while the write data is center-aligned with the K and K# clocks (see Figure 3-3 and Figure 3-4).

Figure 3-3. Edge-aligned CQ and Q Relationship During QDR II+ SRAM Read





Figure 3-4. Centre-aligned K and D Relationship During QDR II+ SRAM Write



QDR II+ SRAM devices also have a QVLD pin that indicates valid read data. The QVLD signal is edge-aligned with the echo clock and is asserted high for approximately half a clock cycle before data is output from memory.



The Altera QDR II+ SRAM Controller with UniPHY IP does not use the QVLD signal.

RLDRAM II

This section provides a description of the clock, command, address, and data signals for RLDRAM II interfaces.

Clock Signals

RLDRAM II devices use CK and $CK\#$ signals to clock the command and address bus in single data rate (SDR). There is one pair of CK and $CK\#$ pins per RLDRAM II device.

Instead of a strobe, RLDRAM II devices use two sets of free-running differential clocks to accompany the data. The DK and $DK\#$ clocks are the differential input data clocks used during writes while the QK or $QK\#$ clocks are the output data clocks used during reads. Even though QK and $QK\#$ signals are not differential signals according to the RLDRAM II data sheets, Micron treats these signals as such for their testing and characterization. Each pair of DK and $DK\#$, or QK and $QK\#$ clocks are associated with either 9 or 18 data bits.

The exact clock-data relationships are as follows:

- For $\times 36$ data bus width configuration, there are 18 data bits associated with each pair of write and read clocks. So, there are two pairs of DK and $DK\#$ pins and two pairs of QK or $QK\#$ pins.
- For $\times 18$ data bus width configuration, there are 18 data bits per one pair of write clocks and nine data bits per one pair of read clocks. So, there is one pair of DK and $DK\#$ pins, but there are two pairs of QK and $QK\#$ pins.
- For $\times 9$ data bus width configuration, there are nine data bits associated with each pair of write and read clocks. So, there is one pair of DK and $DK\#$ pins and one pair of QK and $QK\#$ pins each.

There are t_{CKDK} timing requirements for skew between CK and DK or $CK\#$ and $DK\#$.

Because of the loads on these I/O pins, the maximum frequency you can achieve depends on the number of RLDRAM II devices you are connecting to the Altera device. Perform SPICE or IBIS simulations to analyze the loading effects of the pin-pair on multiple RLDRAM II devices.

Commands and Addresses

The CK and $CK\#$ signals clock the commands and addresses into RLDRAM II devices. These pins operate at single data rate using only one clock edge. RLDRAM II devices have 18 to 21 address pins, depending on the data bus width configuration and burst length. RLDRAM II supports both non-multiplexed and multiplexed addressing. Multiplexed addressing allows you to save a few user I/O pins while non-multiplexed addressing allows you to send the address signal within one clock cycle instead of two clock cycles. $CS\#$, $REF\#$, and $WE\#$ pins are input commands to the RLDRAM II device.

The commands and addresses must meet the memory address and command setup (t_{AS} , t_{CS}) and hold (t_{AH} , t_{CH}) time requirements.



UniPHY IP does not support multiplexed addressing.

Data, DM and QVLD Signals

The read data is edge-aligned with the QK or QK# clocks while the write data is center-aligned with the DK and DK# clocks (see Figure 3-5 and Figure 3-6). The memory controller shifts the DK or DK# signal to center align the DQ and DK or DK# signal during a write and to shift the QK signal during a read, so that read data (DQ or Q signals) and QK clock is center-aligned at the capture register. Altera devices use dedicated DQS phase-shift circuitry to shift the incoming QK signal during reads and use a PLL to center-align the DK and DK# signals with respect to the DQ signals during writes.

Figure 3-5. Edge-aligned DQ and QK Relationship During RLD RAM II Read





Figure 3-6. Centre-aligned DQ and DK Relationship During RLD RAM II Write




The RLD RAM II data mask (DM) pins are only used during a write. The memory controller drives the DM signal low when the write is valid and drives it high to mask the DQ signals. There is one DM pin per RLD RAM II device.

The DM timing requirements at the input to the RLD RAM II are identical to those for DQ data. The DDR registers, clocked by the write clock, create the DM signals. This reduces any skew between the DQ and DM signals.

The RLD RAM II device's setup time (t_{DS}) and hold (t_{DH}) time for the write DQ and DM pins are relative to the edges of the DK or DK# clocks. The DK and DK# signals are generated on the positive edge of system clock, so that the positive edge of CK or CK# is aligned with the positive edge of DK or DK# respectively to meet the RLD RAM II tCKDK requirement. The DQ and DM signals are clocked using a shifted clock so that the edges of DK or DK# are center-aligned with respect to the DQ and DM signals when they arrive at the RLD RAM II device.


The clocks, data, and DM board trace lengths should be tightly matched to minimize the skew in the arrival time of these signals.


RLDRAM II devices also have a QVLD pin indicating valid read data. The QVLD signal is edge-aligned with QK or QK# and is high approximately half a clock cycle before data is output from the memory.


 The Altera RLDRAM II Controller with UniPHY IP does not use the QVLD signal.

Maximum Number of Interfaces

Table 3-3 through Table 3-7 list the available device resources for DDR, DDR2, DDR3 SDRAM, RLDRAM II, and QDR II and QDR II+ SRAM controller interfaces.

 Unless otherwise noted, the calculation for the maximum number of interfaces is based on independent interfaces where the address or command pins are not shared. The maximum number of independent interfaces is limited to the number of PLLs each FPGA device has.

 Timing closure depends on device resource and routing utilization. For more information about timing closure, refer to the *Area and Timing Optimization Techniques* chapter in the *Quartus II Handbook*.

 You need to share DLLs if the total number of interfaces exceeds the number of DLLs available in a specific FPGA device. You may also need to share PLL clock outputs depending on your clock network usage, refer to “PLLs and Clock Networks” on page 3-42.


 For information about the number of DQ and DQS in other packages, refer to the DQ and DQS tables in the relevant device handbook.

Table 3-3 describes the maximum number of $\times 8$ DDR SDRAM components fit in the smallest and biggest devices and pin packages assuming the device is blank.

Each interface of size n , where n is a multiple of 8, consists of:

- n DQ pins (including error correction coding (ECC))
- $n/8$ DM pins
- $n/8$ DQS pins
- 18 address pins
- 6 command pins (CAS, RAS, WE, CKE, reset, and CS)
- 1 CK, CK# pin pair for up to every three $\times 8$ DDR SDRAM components

Table 3-3. Maximum Number of DDR SDRAM Interfaces Supported per FPGA (Part 1 of 2)

Device	Device Type	Package Pin Count	Maximum Number of Interfaces
Arria II GX	EP2AGX190 EP2AGX260	1,152	Four ×8 interfaces or one ×72 interface on each side (no DQ pins on left side)
	EP2AGX45 EP2AGX65	358	<ul style="list-style-type: none"> ■ On top side, one ×16 interface ■ On bottom side, one ×16 interface ■ On right side (no DQ pins on left side), one ×8 interface
Arria II GZ	EP2AGZ300 EP2AGZ350 EP2AGZ225	F1,517	Four ×8 interfaces or one ×72 interface on each side
	EP2AGZ300 EP2AGZ350	F780	<ul style="list-style-type: none"> ■ On top side, three ×8 interfaces or one ×64 interface ■ On bottom side, three ×8 interfaces or one ×64 interface ■ No DQ pins on the left and right sides
Cyclone III	EP3C120	780	<ul style="list-style-type: none"> ■ Three ×16 interfaces on top and bottom sides ■ Two ×16 interfaces on right and left sides
	EP3C5	256	<ul style="list-style-type: none"> ■ Two ×8 interfaces on top and bottom sides ■ One ×8 interface on right and left sides
Cyclone IV E	EP4CE115	780	<ul style="list-style-type: none"> ■ One ×48 interface or two ×8 interfaces on top and bottom sides ■ Four ×8 interfaces on right and left sides
	EP4CE10	144	On top side, one ×8 interface with address pins wrapped around the left or right side
Cyclone IV GX	EP4CGX150	896	<ul style="list-style-type: none"> ■ One ×48 interface or four ×8 interfaces on top and bottom sides ■ On right side, three ×8 interfaces ■ No DQ pins on the left side
	EP4CGX22	324	<ul style="list-style-type: none"> ■ One ×8 interface on top and bottom sides ■ On right side, one ×8 interface with address pins wrapped around the top or bottom side ■ No DQ pins on the left side
Stratix III	EP3SL340	1,760	<ul style="list-style-type: none"> ■ Two ×72 interfaces on top and bottom sides ■ One ×72 interface on right and left sides
	EP3SE50	484	<ul style="list-style-type: none"> ■ Two ×8 interfaces on top and bottom sides ■ Three ×8 interface on right and left sides

Table 3-3. Maximum Number of DDR SDRAM Interfaces Supported per FPGA (Part 2 of 2)

Device	Device Type	Package Pin Count	Maximum Number of Interfaces
Stratix IV	EP4SGX290	1,932	<ul style="list-style-type: none"> ■ One ×72 interface on each side or
	EP4SGX360		
	EP4SGX530	1,760	<ul style="list-style-type: none"> ■ One ×72 interface on each side and two additional ×72 wraparound interfaces, only if sharing DLL and PLL resources
	EP4SE530		
EP4SE820	780	<ul style="list-style-type: none"> ■ Three ×8 interfaces or one ×64 interface on top and bottom sides ■ On left side, one ×48 interface or two ×8 interfaces ■ No DQ pins on the right side 	
EP4SGX70			
EP4SGX110			
EP4SGX180			
Stratix V	EP4SGX230	1,932	<ul style="list-style-type: none"> ■ Three ×72 interfaces on top and bottom sides ■ No DQ pins on left and right sides
	5SGXA5		
	5SGXA7	780	<ul style="list-style-type: none"> ■ On top side, two ×8 interfaces ■ On bottom side, four ×8 interfaces or one ×72 interface ■ No DQ pins on left and right sides
	5SGXA3		
5SGXA4			

Table 3-4 describes the maximum number of ×8 DDR2 SDRAM components that can be fitted in the smallest and biggest devices and pin packages assuming the device is blank.

Each interface of size n , where n is a multiple of 8, consists of:

- n DQ pins (including ECC)
- $n/8$ DM pins
- $n/8$ DQS, DQSn pin pairs
- 18 address pins
- 7 command pins (CAS, RAS, WE, CKE, ODT, reset, and CS)
- 1 CK, CK# pin pair up to every three ×8 DDR2 components

Table 3-4. Maximum Number of DDR2 SDRAM Interfaces Supported per FPGA (Part 1 of 3)

Device	Device Type	Package Pin Count	Maximum Number of Interfaces
Arria II GX	EP2AGX190	1,152	Four ×8 interfaces or one ×72 interface on each side (no DQ pins on left side)
	EP2AGX260		
	EP2AGX45	358	<ul style="list-style-type: none"> ■ One ×16 interface on top and bottom sides ■ On right side (no DQ pins on left side), one ×8 interface
EP2AGX65			

Table 3-4. Maximum Number of DDR2 SDRAM Interfaces Supported per FPGA (Part 2 of 3)

Device	Device Type	Package Pin Count	Maximum Number of Interfaces
Arria II GZ	EP2AGZ300 EP2AGZ350 EP2AGZ225	F1,517	Four ×8 interfaces or one ×72 interface on each side
	EP2AGZ300 EP2AGZ350	F780	<ul style="list-style-type: none"> ■ Three ×8 interfaces or one ×64 interface on top and bottom sides ■ No DQ pins on the left and right sides
Arria V	5AGXB1 5AGXB3 5AGXB5 5AGXB7 5AGTD3 5AGTD7	1,517	<ul style="list-style-type: none"> ■ One ×72 interface on top and bottom sides ■ No DQ pins on left and right sides
	5AGXA1 5AGXA3	672	<ul style="list-style-type: none"> ■ One ×64 interface or three ×8 interfaces on top and bottom sides ■ One ×32 interface on the right side ■ No DQ pins on the left side
	5AGXA5 5AGXA7	672	<ul style="list-style-type: none"> ■ One ×64 interface or three ×8 interfaces on top and bottom sides ■ No DQ pins on the left side
Cyclone III	EP3C120	780	<ul style="list-style-type: none"> ■ Three ×16 interfaces on top and bottom sides ■ Two ×16 interfaces on left and right sides
	EP3C5	256	<ul style="list-style-type: none"> ■ Two ×8 interfaces on top and bottom sides ■ One ×8 interface on right and left sides
Cyclone IV E	EP4CE115	780	<ul style="list-style-type: none"> ■ One ×48 interface or two ×8 interfaces on top and bottom sides ■ Four ×8 interfaces on right and left sides
	EP4CE10	144	On top side, one ×8 interface with address pins wrapped around the left or right side
Cyclone IV GX	EP4CGX150	896	<ul style="list-style-type: none"> ■ One ×48 interface or four ×8 interfaces on top and bottom sides ■ On right side, three ×8 interfaces ■ No DQ pins on the left side
	EP4CGX22	324	<ul style="list-style-type: none"> ■ One ×8 interface on top and bottom sides ■ On right side, one ×8 interface with address pins wrapped around the top or bottom side ■ No DQ pins on the left side
Stratix III	EP3SL340	1,760	<ul style="list-style-type: none"> ■ Two ×72 interfaces on top and bottom sides ■ One ×72 interface on right and left sides
	EP3SE50	484	<ul style="list-style-type: none"> ■ Two ×8 interfaces on top and bottom sides ■ Three ×8 interfaces on right and left sides

Table 3-4. Maximum Number of DDR2 SDRAM Interfaces Supported per FPGA (Part 3 of 3)

Device	Device Type	Package Pin Count	Maximum Number of Interfaces
Stratix IV	EP4SGX290	1,932	<ul style="list-style-type: none"> ■ One ×72 interface on each side or
	EP4SGX360		
	EP4SGX530		
	EP4SE530	1,760	<ul style="list-style-type: none"> ■ One ×72 interface on each side and two additional ×72 wraparound interfaces only if sharing DLL and PLL resources
	EP4SE820		
	EP4SGX70	780	<ul style="list-style-type: none"> ■ Three ×8 interfaces or one ×64 interface on top and bottom sides ■ On left side, one ×48 interface or two ×8 interfaces ■ No DQ pins on the right side
EP4SGX110			
EP4SGX180			
EP4SGX230			
Stratix V	5SGXA5	1,932	<ul style="list-style-type: none"> ■ Three ×72 interfaces on top and bottom sides ■ No DQ pins on left and right sides
	5SGXA7		
	5SGXA3	780	<ul style="list-style-type: none"> ■ On top side, two ×8 interfaces ■ On bottom side, four ×8 interfaces or one ×72 interface ■ No DQ pins on left and right sides
	5SGXA4		

Table 3-5 describes the maximum number of ×8 DDR3 SDRAM components that can be fitted in the smallest and biggest devices and pin packages assuming the device is blank.

Each interface of size n , where n is a multiple of 8, consists of:

- n DQ pins (including ECC)
- $n/8$ DM pins
- $n/8$ DQS, DQSn pin pairs
- 17 address pins
- 7 command pins (CAS, RAS, WE, CKE, ODT, reset, and CS)
- 1 CK, CK# pin pair

Table 3-5. Maximum Number of DDR3 SDRAM Interfaces Supported per FPGA (Part 1 of 2)

Device	Device Type	Package Pin Count	Maximum Number of Interfaces
Arria II GX	EP2AGX190	1,152	Four ×8 interfaces or one ×72 interface on each side (no DQ pins on left side)
	EP2AGX260		
	EP2AGX45	358	<ul style="list-style-type: none"> ■ One ×16 interface on top and bottom sides ■ On right side, one ×8 interface (no DQ pins on left side)
EP2AGX65			

Table 3-5. Maximum Number of DDR3 SDRAM Interfaces Supported per FPGA (Part 2 of 2)

Device	Device Type	Package Pin Count	Maximum Number of Interfaces
Arria II GZ	EP2AGZ300 EP2AGZ350 EP2AGZ225	F1,517	Four ×8 interfaces on each side
	EP2AGZ300 EP2AGZ350	F780	<ul style="list-style-type: none"> ■ Three ×8 interfaces on top and bottom sides ■ No DQ pins on the left and right sides
Arria V	5AGXB1 5AGXB3 5AGXB5 5AGXB7 5AGTD3 5AGTD7	1,517	<ul style="list-style-type: none"> ■ One ×72 interface on top and bottom sides ■ No DQ pins on left and right sides
	5AGXA1 5AGXA3	672	<ul style="list-style-type: none"> ■ One ×64 interface or three ×8 interfaces on top and bottom sides ■ One ×32 interface on the right side ■ No DQ pins on the left side
	5AGXA5 5AGXA7	672	<ul style="list-style-type: none"> ■ One ×64 interface or three ×8 interfaces on top and bottom sides ■ No DQ pins on the left side
Stratix III	EP3SL340	1,760	<ul style="list-style-type: none"> ■ Two ×72 interfaces on top and bottom sides ■ One ×72 interface on right and left sides
	EP3SE50	484	<ul style="list-style-type: none"> ■ Two ×8 interfaces on top and bottom sides ■ Three ×8 interfaces on right and left sides
Stratix IV	EP4SGX290 EP4SGX360 EP4SGX530	1,932	<ul style="list-style-type: none"> ■ One ×72 interface on each side <p>or</p> <ul style="list-style-type: none"> ■ One ×72 interface on each side and 2 additional ×72 wraparound interfaces only if sharing DLL and PLL resources
	EP4SE530 EP4SE820	1,760	
	EP4SGX70 EP4SGX110 EP4SGX180 EP4SGX230	780	<ul style="list-style-type: none"> ■ Three ×8 interfaces or one ×64 interface on top and bottom sides ■ On left side, one ×48 interface or two ×8 interfaces (no DQ pins on right side)
Stratix V	5SGXA5 5SGXA7	1,932	<ul style="list-style-type: none"> ■ Two ×72 interfaces (800 MHz) on top and bottom sides ■ No DQ pins on left and right sides
	5SGXA3 5SGXA4	780	<ul style="list-style-type: none"> ■ On top side, two ×8 interfaces ■ On bottom side, four ×8 interfaces ■ No DQ pins on left and right sides

Table 3-6 on page 3-19 describes the maximum number of independent QDR II+ or QDR II SRAM interfaces that can be fitted in the smallest and biggest devices and pin packages assuming the device is blank.

One interface of $\times 36$ consists of:

- 36 Q pins
- 36 D pins
- 1 K, K# pin pairs
- 1 CQ, CQ# pin pairs
- 19 address pins
- 4 BSWn pins
- WPS, RPS

One interface of $\times 9$ consists of:

- 9 Q pins
- 9 D pins
- 1 K, K# pin pairs
- 1 CQ, CQ# pin pairs
- 21 address pins
- 1 BWSn pin
- WPS, RPS

Table 3-6. Maximum Number of QDR II and QDR II+ SRAM Interfaces Supported per FPGA (Part 1 of 2)

Device	Device Type	Package Pin Count	Maximum Number of Interfaces
Arria II GX	EP2AGX190 EP2AGX260	1,152	One $\times 36$ interface and one $\times 9$ interface one each side
	EP2AGX45 EP2AGX65	358	One $\times 9$ interface on each side (no DQ pins on left side)
Arria II GZ	EP2AGZ300 EP2AGZ350 EP2AGZ225	F1,517	<ul style="list-style-type: none"> ■ Two $\times 36$ interfaces and one $\times 9$ interface on top and bottom sides ■ Four $\times 9$ interfaces on right and left sides
	EP2AGZ300 EP2AGZ350	F780	<ul style="list-style-type: none"> ■ Three $\times 9$ interfaces on top and bottom sides ■ No DQ pins on right and left sides

Table 3-6. Maximum Number of QDR II and QDR II+ SRAM Interfaces Supported per FPGA (Part 2 of 2)

Device	Device Type	Package Pin Count	Maximum Number of Interfaces
Arria V	5AGXB1 5AGXB3 5AGXB5 5AGXB7 5AGTD3 5AGTD7	1,517	<ul style="list-style-type: none"> ■ Two ×36 interfaces on top and bottom sides ■ No DQ pins on left and right sides
	5AGXA1 5AGXA3	672	<ul style="list-style-type: none"> ■ Two ×9 interfaces on top and bottom sides ■ One ×9 interface on the right side ■ No DQ pins on the left side
	5AGXA5 5AGXA7	672	<ul style="list-style-type: none"> ■ Two ×9 interfaces on top and bottom sides ■ No DQ pins on the left side
Stratix III	EP3SL340	1,760	<ul style="list-style-type: none"> ■ Two ×36 interfaces and one ×9 interface on top and bottom sides ■ On left side, five ×9 interfaces on right and left sides
	EP3SE50 EP3SL50 EP3SL70	484	<ul style="list-style-type: none"> ■ One ×9 interface on top and bottom sides ■ Two ×9 interfaces on right and left sides
	EP4SGX290 EP4SGX360 EP4SGX530	1,932	<ul style="list-style-type: none"> ■ Two ×36 interfaces on top and bottom sides ■ One ×36 interface on right and left sides
Stratix IV	EP4SE530 EP4SE820	1,760	
	EP4SGX70 EP4SGX110 EP4SGX180 EP4SGX230	780	Two ×9 interfaces on each side (no DQ pins on right side)
	5SGXA5 5SGXA7	1,932	<ul style="list-style-type: none"> ■ Two ×36 interfaces on top and bottom sides ■ No DQ pins on left and right sides
Stratix V	5SGXA3 5SGXA4	780	<ul style="list-style-type: none"> ■ On top side, one ×36 interface or three ×9 interfaces ■ On bottom side, two ×9 interfaces ■ No DQ pins on left and right sides

Table 3-7 on page 3-21 describes the maximum number of independent RLDRAM II interfaces that can be fitted in the smallest and biggest devices and pin packages assuming the device is blank.

One common I/O $\times 36$ interface consists of:

- 36 DQ
- 1 DM pin
- 2 DK, DK# pin pairs
- 2 QK, QK# pin pairs
- 1 CK, CK# pin pair
- 24 address pins
- 1 CS# pin
- 1 REF# pin
- 1 WE# pin
- 1 QVLD pin

One common I/O $\times 9$ interface consists of:

- 9 DQ
- 1 DM pins
- 1 DK, DK# pin pair
- 1 QK, QK# pin pair
- 1 CK, CK# pin pair
- 25 address pins
- 1 CS# pin
- 1 REF# pin
- 1 WE# pin
- 1 QVLD pin

Table 3-7. Maximum Number of RLDRAM II Interfaces Supported per FPGA (Part 1 of 2)


Device	Device Type	Package Pin Count	Maximum Number of RLDRAM II CIO Interfaces
Arria II GZ	EP2AGZ300 EP2AGZ350 EP2AGZ225	F1,517	Two $\times 36$ interfaces on each side
	EP2AGZ300 EP2AGZ350	F780	<ul style="list-style-type: none"> ■ Three $\times 9$ interfaces or one $\times 36$ interface on top and bottom sides ■ No DQ pins on the left and right sides

Table 3-7. Maximum Number of RLDRAM II Interfaces Supported per FPGA (Part 2 of 2)

Device	Device Type	Package Pin Count	Maximum Number of RLDRAM II CIO Interfaces
Arria V	5AGXB1 5AGXB3 5AGXB5 5AGXB7 5AGTD3 5AGTD7	1,517	<ul style="list-style-type: none"> ■ Three ×36 interfaces on top and bottom sides ■ No DQ pins on left and right sides
	5AGXA1 5AGXA3	672	<ul style="list-style-type: none"> ■ One ×36 interface on top and bottom sides ■ One ×9 interface on the right side ■ No DQ pins on the left side
	5AGXA5 5AGXA7	672	<ul style="list-style-type: none"> ■ One ×36 interface on top and bottom sides ■ No DQ pins on the left side
Stratix III	EP3SL340	1,760	<ul style="list-style-type: none"> ■ Four ×36 components on top and bottom sides ■ Three ×36 interfaces on right and left sides
	EP3SE50 EP3SL50 EP3SL70	484	One ×9 interface on right and left sides
Stratix IV	EP4SGX290 EP4SGX360 EP4SGX530	1,932	<ul style="list-style-type: none"> ■ Three ×36 interfaces on top and bottom sides ■ Two ×36 interfaces on right and left sides
	EP4SE530 EP4SE820	1,760	<ul style="list-style-type: none"> ■ Three ×36 interfaces on each side
	EP4SGX70 EP4SGX110 EP4SGX180 EP4SGX230	780	One ×36 interface on each side (no DQ pins on right side)
Stratix V	5SGXA5 5SGXA7	1,932	<ul style="list-style-type: none"> ■ Four ×36 interfaces on top and bottom sides ■ No DQ pins on left and right sides
	5SGXA3 5SGXA4	780	<ul style="list-style-type: none"> ■ On top side, two ×9 interfaces or one ×18 interfaces ■ On bottom side, three ×9 interfaces or two ×36 interfaces ■ No DQ pins on left and right sides

OCT Support for Arria II GX, Arria II GZ, Arria V, Cyclone V, Stratix III, Stratix IV, and Stratix V Devices

This section is not applicable to Cyclone III and Cyclone IV devices as OCT is not used by the Altera IP.


 If you use OCT for your memory interfaces with Cyclone III and Cyclone IV devices, refer to the *Device I/O Features* chapter in the *Cyclone III* or *Cyclone IV Device Handbook*.

If the memory interface uses any FPGA OCT calibrated series, parallel, or dynamic termination for any I/O in your design, you need a calibration block for the OCT circuitry. This calibration block is not required to be within the same bank or side of the device as the memory interface pins. However, the block requires a pair of R_{UP} and R_{DN} or R_{ZQ} pins that must be placed within an I/O bank that has the same V_{CCIO} voltage as the V_{CCIO} voltage of the I/O pins that use the OCT calibration block.

The R_{ZQ} pin in Stratix V, Arria V, and Cyclone V devices is a dual functional pin that can also be used as DQ and DQS pins when it is not used to support OCT. You can use the DQS group in $\times 4$ mode with non-differential DQS pins if the R_{ZQ} pin is part of a $\times 4$ DQS group.


The R_{UP} and R_{DN} pins in Arria II GX, Arria II GZ, Stratix III, and Stratix IV devices are dual functional pins that can also be used as DQ and DQS pins in when they are not used to support OCT, giving the following impacts on your DQS groups:

- If the R_{UP} and R_{DN} pins are part of a $\times 4$ DQS group, you cannot use that DQS group in $\times 4$ mode.
- If the R_{UP} and R_{DN} pins are part of a $\times 8$ DQS group, you can only use this group in $\times 8$ mode if either of the following conditions apply:
 - You are not using DM or BWSn pins.
 - You are not using a $\times 8$ or $\times 9$ QDR II and QDR II+ SRAM devices, as the R_{UP} and R_{DN} pins may have dual purpose function as the CQn pins. In this case, pick different pin locations for R_{UP} and R_{DN} pins, to avoid conflict with memory interface pin placement. You have the choice of placing the R_{UP} and R_{DN} pins in the same bank as the write data pin group or address and command pin group.
 - You are not using complementary or differential DQS pins.

 The QDR II and QDR II+ SRAM controller with UniPHY do not support $\times 8$ QDR II and QDR II+ SRAM devices in the Quartus II software.


A DQS/DQ $\times 8/\times 9$ group in Arria II GZ, Stratix III, and Stratix IV devices comprises 12 pins. A typical $\times 8$ memory interface consists of one DQS, one DM, and eight DQ pins which add up to 10 pins. If you choose your pin assignment carefully, you can use the two extra pins for R_{UP} and R_{DN} . However, if you are using differential DQS, you do not have enough pins for R_{UP} and R_{DN} as you only have one pin leftover. In this case, as you do not have to put the OCT calibration block with the DQS or DQ pins, you can pick different locations for the R_{UP} and R_{DN} pins. As an example, you can place it in the I/O bank that contains the address and command pins, as this I/O bank has the same V_{CCIO} voltage as the I/O bank containing the DQS and DQ pins.

There is no restriction when using $\times 16/\times 18$ or $\times 32/\times 36$ DQS groups that include the $\times 4$ groups when pin members are used as R_{UP} and R_{DN} pins, as there are enough extra pins that can be used as DQS or DQ pins.

-  You need to pick your DQS and DQ pins manually for the $\times 8$, $\times 9$, $\times 16$ and $\times 18$, or $\times 32$ and $\times 36$ groups, if they are using R_{UP} and R_{DN} pins within the group. The Quartus II software may not place these pins optimally and may give you a no-fit.

General Pin-out Guidelines

Altera recommends that you place all the pins for one memory interface (attached to one controller) on the same side of the device. For projects where I/O availability is a challenge and therefore it is necessary spread the interface on two sides, for optimal performance, place all the input pins on one side, and the output pins on an adjacent side of the device along with their corresponding source-synchronous clock.

-  For a unidirectional data bus as in QDR II and QDR II+ SRAM interfaces, do not split a read data pin group or a write data pin group onto two sides. It is also strongly recommended not to split the address and command group onto two sides either, especially when you are interfacing with QDR II and QDR II+ SRAM burst-length-of-two devices, where the address signals are double data rate also. Failure to adhere to these rules may result in timing failure.

In addition, there are some exceptions for the following interfaces:

- $\times 36$ emulated QDR II and QDR II+ SRAM in Arria II, Stratix III, and Stratix IV devices.
- RLDRAM II CIO devices
- QDR II/+ SDRAM burst-length-of-two devices.




You need to compile the design in Quartus II to ensure that you are not violating signal integrity and Quartus II placement rules, which is critical when you have transceivers in the same design.


The following list gives some general guidelines on how to place pins optimally for your memory interfaces:

1. For Arria II GZ, Arria V, Cyclone V, Stratix III, Stratix IV, and Stratix V designs, if you are using OCT, the R_{UP} and R_{DN} , or R_{ZQ} pins need to be in any bank with the same I/O voltage as your memory interface signals and often use two DQS and DQ pins from a group. If you decide to place the R_{UP} and R_{DN} , or R_{ZQ} pins in a bank where the DQS and DQ groups are used, place these pins first and then see how many DQ pins you have left after, to find out if your data pins can fit in the remaining pins. Refer to [“OCT Support for Arria II GX, Arria II GZ, Arria V, Cyclone V, Stratix III, Stratix IV, and Stratix V Devices”](#) on page 3-23.
2. Use the PLL that is on the same side of the memory interface. If the interface is spread out on two adjacent sides, you may use the PLL that is located on either adjacent side. You must use the dedicated input clock pin to that particular PLL as the reference clock for the PLL as the input of the memory interface PLL cannot come from the FPGA clock network.


3. The Altera IP uses the output of the memory interface PLL for the DLL input reference clock. Therefore, ensure you pick a PLL that can directly feed a suitable DLL.

 Alternatively, you can use an external pin to feed into the DLL input reference clock. The available pins are also listed in the *External Memory Interfaces* chapter of the relevant device family handbook. You can also activate an unused PLL clock outputs, set it at the desired DLL frequency, and route it to a PLL dedicated output pin. Connect a trace on the PCB from this output pin to the DLL reference clock pin, but be sure to include any signal integrity requirements such as terminations.



4. Read data pins require the usage of DQS and DQ group pins to have access to the DLL control signals.

 In addition, QVLD pins in RLDRAM II and QDR II+ SRAM must use DQS group pins, when the design uses the QVLD signal. None of the Altera IP uses QVLD pins as part of read capture, so theoretically you do not need to connect the QVLD pins if you are using the Altera solution. It is good to connect it anyway in case the Altera solution gets updated to use QVLD pins.

5. In differential clocking (DDR3/DDR2 SDRAM and RLDRAM II interfaces), connect the positive leg of the read strobe or clock to a DQS pin, and the negative leg of the read strobe or clock to a DQSn pin. For QDR II or QDR II+ SRAM devices with 2.5 or 1.5 cycles of read latency, connect the CQ pin to a DQS pin, and the CQn pin to a CQn pin (and not the DQSn pin). For QDR II or QDR II+ SRAM devices with 2.0 cycles of read latency, connect the CQ pin to a CQn pin, and the CQn pin to a DQS pin.
6. Write data (if unidirectional) and data mask pins (DM or BWSn) pins must use DQS groups. While the DLL phase shift is not used, using DQS groups for write data minimizes skew, and must use the SW and TCCS timing analysis methodology.
7. Assign the write data strobe or write data clock (if unidirectional) in the corresponding DQS/DQSn pin with the write data groups that place in DQ pins (except in RLDRAM II CIO devices, refer to [“Pin-out Rule Exceptions” on page 3-26](#))

 When interfacing with a DDR, or DDR2, or DDR3 SDRAM without leveling, put the three CK and CK# pairs in a single $\times 4$ DQS group to minimize skew between clocks and maximize margin for the t_{DQSS} , t_{DSS} , and t_{DSH} specifications from the memory devices.

8. Assign any address pins to any user I/O pin. To minimize skew within the address pin group, you should assign the address and command pins in the same bank or side of the device.
9. Assign the command pins to any I/O pins and assign the pins in the same bank or device side as the other memory interface pins, especially address and memory clock pins. The memory device usually uses the same clock to register address and command signals.

-  In QDR II and QDR II+ SRAM interfaces where the memory clock also registers the write data, assign the address and command pins in the same I/O bank or same side as the write data pins, to minimize skew.
-  For more information about assigning memory clock pins for different device families and memory standards, refer to “[Pin Connection Guidelines Tables](#)” on page 3-33.

Pin-out Rule Exceptions

The following sub sections described exceptions to the rule described in the “[General Pin-out Guidelines](#)” on page 3-24.

Exceptions for $\times 36$ Emulated QDR II and QDR II+ SRAM Interfaces in Arria II, Stratix III and Stratix IV Devices

A few packages in the Arria II, Stratix III, Stratix IV, and Stratix V device families do not offer any $\times 32/\times 36$ DQS groups where one read clock or strobe is associated with 32 or 36 read data pins. This limitation exists in the following I/O banks:

- All I/O banks in U358- and F572-pin packages for all Arria II GX devices
- All I/O banks in F484-pin packages for all Stratix III devices
- All I/O banks in F780-pin packages for all Arria II GZ, Stratix III, and Stratix IV devices; top and side I/O banks in F780-pin packages for all Stratix V devices
- All I/O banks in F1152-pin packages for all Arria II GZ, Stratix III, and Stratix IV devices, except EP4SGX290, EP4SGX360, EP4SGX530, EPAGZ300, and EPAGZ350 devices
- Side I/O banks in F1517- and F1760-pin packages for all Stratix III devices
- All I/O banks in F1517-pin for EP4SGX180, EP4SGX230, EP4S40G2, EP4S40G5, EP4S100G2, EP4S100G5, and EPAGZ225 devices
- Side I/O banks in F1517-, F1760-, and F1932-pin packages for all Arria II GZ and Stratix IV devices

This limitation limits support for $\times 36$ QDR II and QDR II+ SRAM devices. To support these memory devices, this following section describes how you can emulate the $\times 32/\times 36$ DQS groups for these devices.




The maximum frequency supported in $\times 36$ QDR II and QDR II+ SRAM interfaces using $\times 36$ emulation is lower than the maximum frequency when using a native $\times 36$ DQS group.



The F484-pin package in Stratix III devices cannot support $\times 32/\times 36$ DQS group emulation, as it does not support $\times 16/\times 18$ DQS groups.

To emulate a $\times 32/\times 36$ DQS group, combine two $\times 16/\times 18$ DQS groups together. For $\times 36$ QDR II and QDR II+ SRAM interfaces, the 36-bit wide read data bus uses two $\times 16/\times 18$ groups; the 36-bit wide write data uses another two $\times 16/\times 18$ groups or four $\times 8/\times 9$ groups. The CQ and CQn signals from the QDR II and QDR II+ SRAM device traces are then split on the board to connect to two pairs of CQ/CQn pins in the

FPGA. You may then need to split the QVLD pins also (if you are connecting them). These connections are the only connections on the board that you need to change for this implementation. There is still only one pair of K and Kn# connections on the board from the FPGA to the memory (see [Figure 3-7](#)). Use an external termination for the CQ/CQn signals at the FPGA end. You can use the FPGA OCT features on the other QDR II interface signals with $\times 36$ emulation. In addition, there may be extra assignments to be added with $\times 36$ emulation.

 Other QDR II and QDR II+ SRAM interface rules also apply for this implementation.

You may also combine four $\times 9$ DQS groups (or two $\times 9$ DQS groups and one $\times 18$ group) on the same side of the device, if not the same I/O bank, to emulate a $\times 36$ write data group, if you need to fit the QDR II interface in a particular side of the device that does not have enough $\times 18$ DQS groups available for write data pins. Altera does not recommend using $\times 4$ groups as the skew may be too large, as you need eight $\times 4$ groups to emulate the $\times 36$ write data bits.

You cannot combine four $\times 9$ groups to create a $\times 36$ read data group as the loading on the CQ pin is too large and hence the signal is degraded too much.

When splitting the CQ and CQn signals, the two trace lengths that go to the FPGA pins must be as short as possible to reduce reflection. These traces must also have the same trace delay from the FPGA pin to the Y or T junction on the board. The total trace delay from the memory device to each pin on the FPGA should match the Q trace delay (I_2).



 You must match the trace delays. However, matching trace length is only an approximation to matching actual delay.

Figure 3-7. Board Trace Connection for Emulated x36 QDR II and QDR II+ SRAM Interface



Timing Impact on x36 Emulation

With x36 emulation, the CQ/CQn signals are split on the board, so these signals see two loads (to the two FPGA pins)—the DQ signals still only have one load. The difference in loading gives some slew rate degradation, and a later CQ/CQn arrival time at the FPGA pin.

The slew rate degradation factor is taken into account during timing analysis when you indicate in the UniPHY Preset Editor that you are using x36 emulation mode. However, you must determine the difference in CQ/CQn arrival time as it is highly dependent on your board topology.

The slew rate degradation factor for x36 emulation assumes that CQ/CQn has a slower slew rate than a regular x36 interface. The slew rate degradation is assumed not to be more than 500 ps (from 10% to 90% V_{CCIO} swing). You may also modify your board termination resistor to improve the slew rate of the x36-emulated CQ/CQn signals. If your modified board does not have any slew rate degradation, you do not need to enable the x36 emulation timing in the UniPHY-based controller MegaWizard™ interface.


 For more information about how to determine the CQ/CQn arrival time skew, refer to [“Determining the CQ/CQn Arrival Time Skew” on page 3–30](#).

Because of this effect, the maximum frequency supported using x36 emulation is lower than the maximum frequency supported using a native x36 DQS group.


Rules to Combine Groups

For devices that do not have four x16/x18 groups in a single side of the device to form two x36 groups for read and write data, you can form one x36 group on one side of the device, and another x36 group on the other side of the device. All the read groups have to be on the same edge (column I/O or row I/O) and all write groups have to be on the same type of edge (column I/O or row I/O), so you can have an interface with the read group in column I/O and the write group in row I/O. The only restriction is that you cannot combine an x18 group from column I/O with an x18 group from row IO to form a x36-emulated group.

For vertical migration with the x36 emulation implementation, check if migration is possible and enable device migration in the Quartus II software.

 I/O bank 1C in both Stratix III and Stratix IV devices has dual-function configuration pins. Some of the DQS pins may not be available for memory interfaces if these are used for device configuration purposes.

Each side of the device in these packages has four remaining x8/x9 groups. You can combine four of the remaining for the write side (only) if you want to keep the x36 QDR II and QDR II+ SRAM interface on one side of the device, by changing the **Memory Interface Data Group** default assignment, from the default 18 to 9.


 The ALTMEMPHY megafunction does not support x36 mode emulation wraparound interface, where the x36 group consists of a x18 group from the top/bottom I/O bank and a x18 group from the side I/O banks.

For more information about rules to combine groups for your target device, refer to the External Memory Interfaces chapter in the respective device handbooks.

Determining the CQ/CQn Arrival Time Skew

Before compiling a design in Quartus II, you need to determine the CQ/CQn arrival time skew based on your board simulation. You then need to apply this skew in the `report_timing.tcl` file of your QDR II and QDR II+ SRAM interface in the Quartus II software. Figure 3-8 shows an example of a board topology comparing an emulated case where CQ is double-loaded and a non-emulated case where CQ only has a single load.

Figure 3-8. Board Simulation Topology Example




Run the simulation and look at the signal at the FPGA pin. Figure 3-9 shows an example of the simulation results from Figure 3-8. As expected, the double-loaded emulated signal, in pink, arrives at the FPGA pin later than the single-loaded signal, in red. You then need to calculate the difference of this arrival time at V_{REF} level (0.75 V in this case). Record the skew and rerun the simulation in the other two cases (slow-weak and fast-strong). To pick the largest and smallest skew to be included in Quartus II timing analysis, follow these steps:

1. Open the `<variation_name>_report_timing.tcl` and search for `tmin_additional_dqs_variation`.
2. Set the minimum skew value from your board simulation to `tmin_additional_dqs_variation`.

3. Set the maximum skew value from your board simulation to `tmax_additional_dqs_variation`.
4. Save the `.tcl` file.

Figure 3–9. Board Simulation Results




Exceptions for RLDRAM II Interfaces

RLDRAM II CIO devices have one bidirectional bus for the data, but there are two different sets of clocks: one for read and one for write. As the QK and QK# already occupies the DQS and DQSn pins needed for read, placement of DK and DK# pins are restricted due to the limited number of pins in the FPGA. This limitations causes the exceptions to the previous rules, which are discussed in the following sections.

The address or command pins of RLDRAM II must be placed in a DQ-group because these pins are driven by the PHY clock. Two master RLDRAM II interfaces must not share a single I/O sub-bank because these interfaces require strict timing at 800 MHz and above. Half-rate RLDRAM II interfaces use the PHY clock for both the DQ pins and the address or command pins.



Currently, full-rate interface do not use the PHY clock tree. However, in future software releases, full-rate interfaces will have the same pin requirements as the half-rate interfaces.

 DK and DK# signals need to use DQS- and DQSn-capable pins to ensure accurate timing analysis, as the TCCS specifications are characterized using DQS and DQSn pins. As you must use the DQS and DQSn pins for the DQS group to connect to QK and QK# pins, pick a pair of DQ pins that are DQS and DQSn pins when configured as a smaller DQS group size. For example, if the interfaces uses a $\times 16/\times 18$ DQS group, the DQS and DQSn pins connect to QK and QK# pins, pick differential DQ pin pairs from that DQS group that are DQS and DQSn pins for $\times 8/\times 9$ DQS groups or $\times 4$ DQS groups.

Interfacing with $\times 9$ RLDRAM II CIO Devices

These devices have the following pins:

- 2 pins for QK and QK# signals
- 9 DQ pins (in a $\times 8/\times 9$ DQS group)
- 2 pins for DK and DK# signals
- 1 DM pin
- 1 QVLD pins
- 15 pins total

In the FPGA, the $\times 8/\times 9$ DQS group consists of 12 pins: 2 for the read clocks and 10 for the data. In this case, move the QVLD (if you want to keep this connected even though this is not used in the Altera memory interface solution) and the DK and DK# pins to the adjacent DQS group. If that group is in use, move to any available user I/O pins in the same I/O bank. The DK and DK# must use DQS- and DQSn-capable pins.

Interfacing with $\times 18$ RLDRAM II CIO Devices

These devices have the following pins:

- 4 pins for QK/QK# signals
- 18 DQ pins (in $\times 8/\times 9$ DQS group)
- 2 pins for DK/DK# signals
- 1 DM pin
- 1 QVLD pins
- 26 pins total

In the FPGA, you use two $\times 8/\times 9$ DQS group totaling 24 pins: 4 for the read clocks and 18 for the read data. In this case, move the DK and DK# pins to DQS- and DQSn-capable pins in the adjacent DQS group. Or if that group is in use, move to any DQS- and DQSn-capable pins in the same I/O bank.

Each $\times 8/\times 9$ group has one DQ pin left over that can either use QVLD or DM, so one $\times 8/\times 9$ group has the DM pin associated with that group and one $\times 8/\times 9$ group has the QVLD pin associated with that group.

Interfacing with RDRAM II ×36 CIO Devices

These devices have the following pins:

- 4 pins for QK/QK# signals
- 36 DQ pins (in ×16/×18 DQS group)
- 4 pins for DK/DK# signals
- 1 DM pins
- 1 QVLD pins
- 46 pins total

In the FPGA, you use two ×16/×18 DQS groups totaling 48 pins: 4 for the read clocks and 36 for the read data. Configure each ×16/×18 DQS group to have:

- Two QK/QK# pins occupying the DQS/DQSn pins
- Pick two DQ pins in the ×16/×18 DQS groups that are DQS and DQSn pins in the ×4 or ×8/×9 DQS groups for the DK and DK# pins
- 18 DQ pins occupying the DQ pins
- There are two DQ pins leftover that you can use for QVLD or DM pins. Put the DM pin in the group associated with DK[1] and the QVLD pin in the group associated with DK[0].



Check that DM is associated with DK[1] for your chosen memory component.

Exceptions for QDR II and QDR II+ SRAM Burst-length-of-two Interfaces

If you are using the QDR II and QDR II+ SRAM burst-length-of-two devices, you may want to place the address pins in a DQS group to minimize skew, because these pins are now double data rate too. The address pins typically do not exceed 22 bits, so you may use one ×18 DQS groups or two ×9 DQS groups on the same side of the device, if not the same I/O bank. In Stratix III, Stratix IV, and Stratix V devices, one ×18 group typically has 22 DQ bits and 2 pins for DQS/DQSn pins, while one ×9 group typically has 10 DQ bits with 2 pins for DQS/DQSn pins. Using ×4 DQS groups should be a last resort.

Pin Connection Guidelines Tables

Table 3-8 on page 3-34 list the FPGA pin utilization for DDR, DDR2, and DDR3 SDRAM without leveling interfaces.

Table 3–8. FPGA Pin Utilization for DDR, DDR2, and DDR3 SDRAM without Leveling Interfaces (Part 1 of 2)

Interface Pin Description	Memory Device Pin Name	FPGA Pin Utilization			
		Arria II GX	Cyclone III and Cyclone IV	Arria II GZ, Stratix III, and Stratix IV	Arria V, Cyclone V, and Stratix V
Memory System Clock	CK and CK# ^{(1), (2)}	<p>If you are using single-ended DQS signaling, place any unused DQ or DQS pins with DIFFOUT capability located in the same bank or on the same side as the data pins.</p> <p>If you are using differential DQS signaling in ALTMEMPHY IP, to improve timing, place the CK/CK# pair on the DQ or DQS pins with DIFFIO_RX or DIFFIN capability in the same bank or on the same side as the data pins. You can use either side of the device for wraparound interfaces.</p> <p>If there are other CK/CK# pairs, place them on DIFFOUT in the same single DQ group of adequate width to minimize skew.</p> <p>For example, DIMMs requiring three memory clock pin-pairs must use a ×4 DQS group, where the mem_clk[0] and mem_clk_n[0] use the DIFF_RX or DIFFIN pins in the group, while mem_clk[2:1] and mem_clk_n[2:1] pins use DIFFOUT pins in that DQS group.</p> <p>If you are using differential DQS signaling in UniPHY IP, place on DIFFOUT in the same single DQ group of adequate width to minimize skew.</p>	<p>Place any differential I/O pin pair (DIFFIO) in the same bank or on the same side as the data pins. You can use either side of the device for wraparound interfaces. The first CK/CK# pair cannot be placed in the same row or column pad group as any of the DQ pins (Figure 3–10 and Figure 3–11).</p>	<p>If you are using single-ended DQS signaling, place any DIFFOUT pins in the same bank or on the same side as the data pins</p> <p>If you are using differential DQS DQS signaling in ALTMEMPHY IP, the first CK/CK# pair must use any unused DIFFIO_RX pins in the same bank or on the same side as the data pins. You can use either side of the device for wraparound interfaces.</p> <p>If there are other CK/CK# pairs, place them on DIFFOUT in the same single DQ group of adequate width to minimize skew.</p> <p>For example, DIMMs requiring three memory clock pin-pairs must use a ×4 DQS group, where mem_clk[0] and mem_clk_n[0] pins use the DIFFIO_RX or DIFFIN pins in that group, while, mem_clk[2:1] and mem_clk_n[2:1] pins use DIFFOUT pins in that DQS group.</p> <p>If you are using differential DQS signaling in UniPHY IP, place any DIFFOUT pins in the same bank or on the same side as the data pins. If there are multiple CK/CK# pairs, place them on DIFFOUT in the same single DQ group of adequate width.</p> <p>For example, DIMMs requiring three memory clock pin-pairs must use a ×4 DQS group.</p>	<p>If you are using single-ended DQS signaling, place any unused DQ or DQS pins with DIFFOUT capability in the same bank or on the same side as the data pins.</p> <p>If you are using differential DQS signaling, place any unused DQ or DQS pins with DIFFOUT capability for the mem_clk[n:0] and mem_clk_n[n:0] signals (where n>=0).</p> <p>Do not place CK and CK# pins in the same group as any other DQ or DQS pins.</p> <p>If there are multiple CK and CK# pin pairs, place them on DIFFOUT in the same single DQ group of adequate width.</p>
Clock Source	—	<p>Dedicated PLL clock input pin with direct connection to the PLL (not using the global clock network).</p> <p>For Arria II GX, Arria II GZ, Stratix III, Stratix IV and Stratix V Devices, also ensure that the PLL can supply the input reference clock to the DLL. Otherwise, refer to alternative DLL input reference clocks (“General Pin-out Guidelines” on page 3–24).</p>			

Table 3–8. FPGA Pin Utilization for DDR, DDR2, and DDR3 SDRAM without Leveling Interfaces (Part 2 of 2)

Interface Pin Description	Memory Device Pin Name	FPGA Pin Utilization			
		Arria II GX	Cyclone III and Cyclone IV	Arria II GZ, Stratix III, and Stratix IV	Arria V, Cyclone V, and Stratix V
Reset	—	Dedicated clock input pin to accommodate the high fan-out signal.			
Data	DQ	DQ in the pin table, marked as Q in the Quartus II Pin Planner. Each DQ group has a common background color for all of the DQ and DM pins, associated with DQS (and DQSn) pins.			
Data mask	DM				
Data strobe	DQS or DQS and DQSn (DDR2 and DDR2 SDRAM only)	DQS (S in the Quartus II Pin Planner) for single-ended DQS signaling or DQS and DQSn (S and Sbar in the Quartus II Pin Planner) for differential DQS signaling. DDR2 supports either single-ended or differential DQS signaling. However, Cyclone III and Cyclone IV devices do not support differential DQS signaling. DDR3 SDRAM mandates differential DQS signaling.			
Address and command	A[], BA[], CAS#, CKE, CS#, ODT, RAS#, WE#, RESET#	Any user I/O pin. To minimize skew, you must place the address and command pins in the same bank or side of the device as the CK/CK# pins, DQ, DQS, or DM pins. The reset# signal is only available in DDR3 SDRAM interfaces. Altera devices use the SSTL-15 I/O standard on the RESET# signal to meet the voltage requirements of 1.5 V CMOS at the memory device. Altera recommends that you do not terminate the RESET# signal to VTT.			

Notes to Table 3–8:

- (1) The first CK/CK# pair refers to mem_clk[0] or mem_clk_n[0] in the IP core.
- (2) The restriction on the placement for the first CK/CK# pair is required because this placement allows the mimic path that the IP VT tracking uses to go through differential I/O buffers to mimic the differential DQS signals.

Additional Placement Rules for Cyclone III and Cyclone IV Devices


Assigning the `mem_clk[0]` pin on the same row or column pad group as the DQ pin pins results in the failure to constrain the DDIO input nodes correctly and close timing. Hence, the Read Capture and Write timing margins computed by TimeQuest may not be valid due to the violation of assumptions made by the timing scripts.

Figure 3-10 shows an example of assigning `mem_clk[0]` and `mem_clk_n[0]` incorrectly.

As you can see, `mem_clk[0]` pin is assigned at the same column pad group as `mem_dq` pin (in column X = 1). This assignment results in the Quartus II software showing the following critical warning:

```
Register <name> fed by pin mem_clk[0] must be placed in adjacent LAB X:1 Y:0 instead of X:2 Y:0
```

Figure 3-10. Incorrect Placement of `mem_clk[0]` and `mem_clk_n[0]` in Cyclone III and Cyclone IV Devices.



To eliminate this critical warning, assign the `mem_clk[0]` pin at different column or row from the data pin (Figure 3-11).

Figure 3-11. Correct Placement of `mem_clk[0]` and `mem_clk_n[0]` in Cyclone III and Cyclone IV Devices.




Table 3-9 lists the FPGA pin utilization for DDR3 SDRAM with leveling interfaces.

Table 3-9. DDR3 SDRAM With Leveling Interface Pin Utilization Applicable for Stratix III, Stratix IV, and Stratix V Devices (Part 1 of 2)

Interface Pin Description	Memory Device Pin Name	FPGA Pin Utilization
Data	DQ	<p>DQ in the pin table, marked as Q in the Quartus II Pin Planner. Each DQ group has a common background color for all of the DQ and DM pins, associated with DQS (and DQSn) pins. The ×4 DIMM has the following mapping between DQS and DQ pins:</p> <ul style="list-style-type: none"> ■ DQS[0] maps to DQ[3:0] ■ DQS[9] maps to DQ[7:4] ■ DQS[1] maps to DQ[11:8] ■ DQS[10] maps to DQ[15:12] <p>The DQS pin index in other DIMM configurations typically increases sequentially with the DQ pin index (DQS[0]: DQ[3:0]; DQS[1]: DQ[7:4]; DQS[2]: DQ[11:8]). In this DIMM configuration, the DQS pins are indexed this way to ensure pin out is compatible with both ×4 and ×8 DIMMs.</p>
Data Mask	DM	
Data Strobe	DQS and DQSn	DQS and DQSn (S and Sbar in the Quartus II Pin Planner)
Address and Command	A[], BA[], CAS#, CKE, CS#, ODT, RAS#, WE#,	Any user I/O pin. To minimize skew, you should place address and command pins in the same bank or side of the device as the following pins: CK/CK# pins, DQ, DQS, or DM pins.
	RESET#	ALTMEMPHY uses the SSTL-15 I/O standard and UniPHY uses the 1.5 V CMOS I/O standard on the RESET# signal. Both standards are valid. However, Altera recommends that you use the 1.5V CMOS I/O standard. If your board is already using the SSTL-15 I/O standard, you do not terminate the RESET# signal to V _{TT} .
Memory system clock	CK and CK#	<p>For controllers with ALTMEMPHY IP, the first CK/CK# pin pairs (namely mem_clk[0] or mem_clk_n[0] in the IP) must use any unused DQ or DQS pins with DIFFIO_RX capability pins in the same bank or on the same side as the data pins. You can use either side of the device for wraparound interfaces. This placement is to allow the mimic path used in the IP VT tracking to go through differential I/O buffers to mimic the differential DQS signals. Any other CK/CK# pin pairs (mem_clk[n:1] and mem_clk_n [n:1]) can use any unused DQ or DQS pins in the same bank or on the same side as the data pins.</p> <p>For controllers with UniPHY IP, you can assign the memory clock to any unused DIFF_OUT pins in the same bank or on the same side as the data pins. However, for Stratix V devices, place the memory clock pins to any unused DQ or DQS pins. Do not place the memory clock pins in the same DQ group as any other DQ or DQS pins.</p> <p>If there are multiple CK/CK# pin pairs using Stratix V devices, you must place them on DIFFOUT in the same single DQ groups of adequate width. For example, DIMMs requiring three memory clock pin-pairs must use a ×4 DQS group.</p> <p>Placing the multiple CK/CK# pin pairs on DIFFOUT in the same single DQ groups for Stratix III and Stratix IV devices improves timing.</p>

Table 3–9. DDR3 SDRAM With Leveling Interface Pin Utilization Applicable for Stratix III, Stratix IV, and Stratix V Devices (Part 2 of 2)

Interface Pin Description	Memory Device Pin Name	FPGA Pin Utilization
Clock Source	—	Dedicated PLL clock input pin with direct (not using a global clock net) connection to the PLL and optional DLL required by the interface.
Reset	—	Dedicated clock input pin to accommodate the high fan-out signal.

Table 3–10 lists the FPGA pin utilization for QDR II and QDR II+ SRAM interfaces.

Table 3–10. QDR II and QDR II+ SRAM Pin Utilization for Arria II, Arria V, Stratix III, Stratix IV, and Stratix V Devices

Interface Pin Description	Memory Device Pin Name	FPGA Pin Utilization
Read Clock	CQ and CQn	For QDR II SRAM devices with 1.5 or 2.5 cycles of read latency or QDR II+ SRAM devices with 2.5 cycles of read latency, connect CQ to DQS pin (S in the Quartus II Pin Planner), and CQn to CQn pin (Qbar in the Quartus II Pin Planner). For QDR II or QDR II+ SRAM devices with 2.0 cycles of read latency, connect CQ to CQn pin (Qbar in the Quartus II Pin Planner), and CQn to DQS pin (S in the Quartus II Pin Planner).
Read Data	Q	DQ pins (Q in the Quartus II Pin Planner). Ensure that you are using the DQ pins associated with the chosen read clock pins (DQS and CQn pins). QVLD pins are only available for QDR II+ SRAM devices and note that Altera IP does not use the QVLD pin.
Data Valid	QVLD	
Memory and Write Data Clock	K and K#	DQS and DQSn pins associated with the write data pins, S and Sbar in the Quartus II Pin Planner.
Write Data	D	DQ pins. Ensure that you are using the DQ pins associated with the chosen memory and write data clock pins (DQS and DQS pins).
Byte Write Select	BWS#, NWS#	
Address and Control Signals	A, WPS#, RPS#	Any user I/O pin. To minimize skew, you should place address and command pins in the same bank or side of the device as the following pins: K and K# pins, DQ, DQS, BWS#, and NWS# pins. If you are using burst-length-of-two devices, place the address signals in a DQS group pin as these signals are now double data rate.
Clock source	—	Dedicated PLL clock input pin with direct (not using a global clock net) connection to the PLL and optional DLL required by the interface.
Reset	—	Dedicated clock input pin to accommodate the high fan-out signal

Table 3-11 lists the FPGA pin utilization for RLDRAM II CIO interfaces.

Table 3-11. RLDRAM II CIO Pin Utilization for Arria II GZ, Arria V, Stratix III, Stratix IV, and Stratix V Devices

Interface Pin Description	Memory Device Pin Name	FPGA Pin Utilization
Read Clock	QK and QK#	DQS and DQSn pins (S and Sbar in the Quartus II Pin Planner)
Data	Q	DQ pins (Q in the Quartus II Pin Planner). Ensure that you are using the DQ pins associated with the chosen read clock pins (DQS and DQSn pins). Altera IP does not use the QVLD pin. You may leave this pin unconnected on your board. You may not be able to fit these pins in a DQS group. For more information about how to place these pins, refer to “Exceptions for RLDRAM II Interfaces” on page 3-31 .
Data Valid	QVLD	
Data Mask	DM	
Write Data Clock	DK and DK#	DQ pins in the same DQS group as the read data (Q) pins or in adjacent DQS group or in the same bank as the address and command pins. For more information, refer to “Exceptions for RLDRAM II Interfaces” on page 3-31 . DK/DK# must use differential output-capable pins. For Nios-based configuration, the DK pins must be in a DQ group but the DK pins do not have to be in the same group as the data or QK pins.
Memory Clock	CK and CK#	Any differential output-capable pins. For Stratix V devices, place any unused DQ or DQS pins with DIFFOUT capability. Place the memory clock pins either in the same bank as the DK or DK# pins to improve DK versus CK timing, or in the same bank as the address and command pins to improve address command timing. Do not place CK and CK# pins in the same DQ group as any other DQ or DQS pins.
Address and Control Signals	A, BA, CS#, REF#, WE#	Any user I/O pins. To minimize skew, you should place address and command pins in the same bank or side of the device as the following pins: CK/CK# pins, DQ, DQS, and DM pins.
Clock source	—	Dedicated PLL clock input pin with direct (not using a global clock net) connection to the PLL and optional DLL required by the interface.
Reset	—	Dedicated clock input pin to accommodate the high fan-out signal

Table 3–12 lists the FPGA pin utilization for RLDRAM II SIO interfaces.

Table 3–12. RLDRAM II SIO Pin Utilization Applicable for Arria II GZ, Arria V, Stratix III, Stratix IV, and Stratix V Devices

Interface Pin Description	Memory Device Pin Name	FPGA Pin Utilization
Read Clock	QK and QK#	DQS and DQSn pins (S and Sbar in the Quartus II Pin Planner) in the same DQS group as the respective read data (Q) pins.
Read Data	Q	DQ pins (Q in the Quartus II Pin Planner). Ensure that you are using the DQ pins associated with the chosen read clock (DQS and DQSn) pins. Altera does not use the QVLD pin. You may leave this pin unconnected on your board.
Data valid	QVLD	
Memory and Write Data Clock	DK and DK#	DQS and DQSn pins (S and Sbar in the Quartus II Pin Planner) in the same DQS group as the respective write data (D) pins. For Nios-based configuration, the DK pins must be in a DQ group but the DK pins do not have to be in the same group as the data or QK pins.
Write Data	D	DQ pins. Ensure that you are using the DQ pins associated with the chosen write data clock (DQS and DQSn) pins.
Data Mask	DM	
Memory Clock	CK and CK#	Any differential output-capable pins. For Stratix V devices, place any unused DQ or DQS pins with DIFFOUT capability. Place the memory clock pins either in the same bank as the DK or DK# pins to improve DK versus CK timing, or in the same bank as the address and command pins to improve address command timing. Do not place CK and CK# pins in the same DQ group as any other DQ or DQS pins.
Address and Control Signals	A, BA, CS#, REF#, WE#	Any user I/O pin. To minimize skew, you should place address and command pins in the same bank or side of the device as the following pins: CK/CK# pins, DQ, DQS, or DM pins.
Clock source	—	Dedicated PLL clock input pin with direct (not using a global clock net) connection to the PLL and optional DLL required by the interface.
Reset	—	Dedicated clock input pin to accommodate the high fan-out signal

Additional Guidelines for Stratix V Devices

This section provides guidelines on how to improve timing for Stratix V devices and the rules that you must follow to overcome timing failures.

Performing Manual Pin Placement

Table 3–10 lists a set of rules that you can follow to perform proper manual pin placement and avoid timing failures.

The rules are categorized as follows:

- **Mandatory**—This rule is mandatory and cannot be violated as they would result in no-fit error.
- **Recommended**—This rule is recommended and if violated the implementation is legal but the timing is degraded.
- **Highly Recommended**—This rule is not mandatory but is highly recommended because disregarding this rule might result in timing violations.

Table 3–13. Manual Pin Placement Rules

Rules	Frequency	Device	Reason
Mandatory			
Must place all CK, CK#, address, control, and command pins of an interface in the same I/O sub-bank.	> 800 MHz	All	For optimum timing, clock and data output paths must share as much hardware as possible. For write data pins (for example, DQ/DQS), the best timing is achieved through the DQS Groups.
Must not split interface between top and bottom sides	Any	All	Because PLLs and DLLs on the top edge cannot access the bottom edge of a device and vice-versa.
Must not place pins from separate interfaces in the same I/O sub-banks unless the interfaces share PLL or DLL resources.	Any	All	All pins require access to the same leveling block.
Must not share the same PLL input reference clock unless the interfaces share PLL or DLL resources.	Any	All	Because sharing the same PLL input reference clock forces the same ff-PLL to be used. Each ff-PLL can drive only one PHY clock tree and interfaces not sharing a PLL cannot share a PHY clock tree.
Recommended			
Place all CK, CK#, address, control, and command pins of an interface in the same I/O sub-bank.	<800 MHz	All	For optimum timing, clock and data output paths should share as much hardware as possible. For write data pins (for example, DQ/DQS), the best timing is achieved through the DQS Groups.
Avoid using I/Os at the device corners (for example, sub-bank "A").	Any	A7 ⁽¹⁾	Because of the extra delay to reach the sub-banks in the corners.

Table 3-13. Manual Pin Placement Rules

Rules	Frequency	Device	Reason
Avoid straddling an interface across the center PLL.	Any	All	Straddling PLL causes timing degradation. This is because it increases the length of the PHY clock tree and generates higher jitter.
Use the center PLL(f-PLL1) for a wide interface that must straddle across center PLL.	>= 800 MHz	All	Using a non-center PLL results in driving a sub-bank in the opposite quadrant due to long PHY clock tree delay.
Place the DQS/DQS# pins such that all DQ groups of the same interface are next to each other and do not span across the center PLL.	Any	All	To ease core timing closure. If the pins are too far apart then the core logic is also placed apart which results in difficult timing closure.
Place CK, CK#, address, control, and command pins in the same quadrant as DQ groups for improved timing in general.	Any	All	
Highly Recommended			
Place all CK, CK#, address, control, and command pins of an interface in the same I/O sub-bank.	800 MHz	All	For optimum timing, clock and data output paths should share as much hardware as possible. For write data pins (for example, DQ/DQS), the best timing is achieved through the DQS Groups.
Use center PLL and ensure that the PLL input reference clock pin is placed at a location that can drive the center PLL.	>= 800 MHz	All	Using a non-center PLL results in driving a sub-bank in the opposite quadrant due to long PHY clock tree delay.
If center PLL is not accessible, place pins in the same quadrant as the PLL.	>= 800 MHz	All	

Note to Table 3-13:

(1) This rule is currently applicable to A7 devices only. This rule might be applied to other devices in the future if they show the same failure.

PLLs and Clock Networks

The exact number of clocks and PLLs required in your design depends greatly on the memory interface frequency, and the IP that your design uses.


For example, you can build simple DDR slow-speed interfaces that typically require only two clocks: system and write. You can then use the rising and falling edges of these two clocks to derive four phases (0°, 90°, 180°, and 270°). However, as clock speeds increase, the timing margin decreases and additional clocks are required, to optimize setup and hold and meet timing. Typically, at higher clock speeds, you need to have dedicated clocks for resynchronization, and address and command paths.

In addition, ALTMEMPHY-based interfaces, use a VT tracking clock to measure and compensate for VT changes and their effects.

Altera memory interface IP uses one PLL, which generates the various clocks needed in the memory interface data path and controller, and provides the required phase shifts for the write clock and address and command clock. The PLL is instantiated when you generate the Altera memory IPs.

By default, the memory interface IP uses the PLL to generate the input reference clock for the DLL, available in all device families except for the Cyclone III and Cyclone IV devices. This method eliminates the need of an extra pin for the DLL input reference clock.

The input reference clock to the DLL can come from certain input clock pins or clock output from certain PLLs.

 For the actual pins and PLLs connected to the DLLs, refer to the *External Memory Interfaces* chapter of the relevant device family handbook.

You must use the PLL located in the same device quadrant or side as the memory interface and the corresponding dedicated clock input pin for that PLL, to ensure optimal performance and accurate timing results from the Quartus II software. The input clock to the PLL should not fan out to any logic other than the PHY, as you cannot use a global clock resource for the path between the clock input pin to the PLL.

Table 3-14 and Table 3-15 list a comparison of the number of PLLs and dedicated clock outputs available respectively in Arria II, Cyclone III, Cyclone IV, Stratix III, Stratix IV, and Stratix V devices.

Table 3-14. Number of PLLs Available in Altera Device Families ⁽¹⁾

Device Family	Enhanced PLLs Available
Arria II GX	4-6
Arria II GZ	3-8
Arria V	16-24
Cyclone III and Cyclone IV	2-4
Cyclone V	4-8
Stratix III	4-12
Stratix IV	3-12
Stratix V (fPLL)	22-28

Note to Table 3-14:

(1) For more details, refer to the *Clock Networks and PLL* chapter of the respective device family handbook.

Table 3-15. Number of Enhanced PLL Clock Outputs and Dedicated Clock Outputs Available in Altera Device Families ⁽¹⁾ (Part 1 of 2)

Device Family	Number of Enhanced PLL Clock Outputs	Number Dedicated Clock Outputs
Arria II GX ⁽²⁾	7 clock outputs each	1 single-ended or 1 differential pair 3 single-ended or 3 differential pair total ⁽³⁾
Arria V	18 clock outputs each	4 single-ended or 2 single-ended and 1 differential pair
Cyclone III and Cyclone IV	5 clock outputs each	1 single-ended or 1 differential pair total (not for memory interface use)

Table 3-15. Number of Enhanced PLL Clock Outputs and Dedicated Clock Outputs Available in Altera Device Families ⁽¹⁾ (Part 2 of 2)

Device Family	Number of Enhanced PLL Clock Outputs	Number Dedicated Clock Outputs
Stratix III	Left/right: 7 clock outputs Top/bottom: 10 clock outputs	Left/right: 2 single-ended or 1 differential pair Top/bottom: 6 single-ended or 4 single-ended and 1 differential pair
Arria II GZ and Stratix IV	Left/right: 7 clock outputs Top/bottom: 10 clock outputs	Left/right: 2 single-ended or 1 differential pair Top/bottom: 6 single-ended or 4 single-ended and 1 differential pair
Stratix V	18 clock outputs each	4 single-ended or 2 single-ended and 1 differential pair

Notes to Table 3-15:

- (1) For more details, refer to the *Clock Networks and PLL* chapter of the respective device family handbook.
- (2) PLL_5 and PLL_6 of Arria II GX devices do not have dedicated clock outputs.
- (3) The same PLL clock outputs drives three single-ended or three differential I/O pairs, which are only supported in PLL_1 and PLL_3 of the EP2AGX95, EP2AGX125, EP2AGX190, and EP2AGX260 devices.

Table 3-16 lists the number of clock networks available in the Altera device families.

Table 3-16. Number of Clock Networks Available in Altera Device Families ⁽¹⁾

Device Family	Global Clock Network	Regional Clock Network
Arria II GX	16	48
Arria II GZ	16	64-88
Arria V	16	88
Cyclone III and Cyclone IV	10-20	N/A
Cyclone V	16	N/A
Stratix III	16	64-88
Stratix IV	16	64-88
Stratix V	16	92

Note to Table 3-16:

- (1) For more information on the number of available clock network resources per device quadrant to better understand the number of clock networks available for your interface, refer to the *Clock Networks and PLL* chapter of the respective device family handbook.



You must decide whether you need to share clock networks, PLL clock outputs, or PLLs if you are implementing multiple memory interfaces.

Table 3-17 through Table 3-19 list the number of PLL outputs and clock networks required for the memory standards using Altera IP. Table 3-20 lists the names and frequency of the clocks used.

Table 3-17. Clock Network Usage in ALTMEMPHY-based Memory Standards

Device	DDR3 SDRAM		DDR2/DDR SDRAM			
	Half-Rate		Half-Rate		Full-Rate	
	Number of full-rate clock	Number of half-rate clock	Number of full-rate clock	Number of half-rate clock	Number of full-rate clock	Number of half-rate clock
Arria II GX	4 global	2 global	4 global	2 global	5 global	1 global
Cyclone III and Cyclone IV	—		4 global	1 global	5 global	—
Stratix III and Stratix IV	1 global 2 regional	2 regional	1 regional 2 dual-regional	1 global 2 dual-regional	1 global 2 dual-regional	2 dual-regional

Table 3-18. Clock Network Usage in UniPHY-based Memory Interfaces—DDR2 and DDR3 SDRAM ⁽¹⁾(1)

Device	DDR3 SDRAM		DDR2 SDRAM	
	Half-Rate		Half-Rate	
	Number of full-rate clock	Number of half-rate clock	Number of full-rate clock	Number of half-rate clock
Stratix III	3 global	1 global 1 regional	1 global 2 global	1 global 1 regional
Arria II GZ and Stratix IV	3 global	1 global 1 regional	1 regional 2 regional	1 global 1 regional
Stratix V	1 global 2 regional	2 global	1 regional 2 regional	2 global

Note to Table 3-18:

- (1) There are two additional regional clocks, `pll_av1_clk` and `pll_config_clk` for DDR2 and DDR3 SDRAM with UniPHY memory interfaces.
- (2) In multiple interface designs with other IP, the clock network might need to be modified to get a design to fit. For more information, refer to *Clock Networks and PLLs* chapter in the respective device handbooks.

Table 3-19. Clock Network Usage in UniPHY-based Memory Interfaces—RLDRAM II, and QDR II and QDR II+ SRAM

Device	RLDRAM II			QDR II/QDR II+ SRAM		
	Half-Rate		Full-Rate	Half-Rate		Full-Rate
	Number of full-rate clock	Number of half-rate clock	Number of full-rate clock	Number of full-rate clock	Number of half-rate clock	Number of full-rate clock
Arria II GX	—	—	—	2 global	2 global	4 global
Stratix III	2 regional	1 global 1 regional	1 global 2 regional	1 global 1 regional	2 regional	1 global 2 regional
Arria II GZ and Stratix IV	2 regional	1 global 1 regional	1 global 2 regional	1 global 1 regional	2 regional	1 global 2 regional


 For more information about the clocks used in UniPHY-based memory standards, refer to the *Functional Description—UniPHY* chapter in volume 3 of the *External Memory Interface Handbook*.

Table 3-20. Clocks Used in the ALTMEMPHY Megafunction ⁽¹⁾

Clock Name	Usage Description
phy_clk_1x	Static system clock for the half-rate data path and controller.
mem_clk_2x	Static DQS output clock that generates DQS, CK/CK# signals, the input reference clock to the DLL, and the system clock for the full-rate datapath and controller.
mem_clk_1x	This clock drives the aux_clk output or clocking DQS and as a reference clock for the memory devices.
write_clk_2x	Static DQ output clock used to generate DQ signals at 90° earlier than DQS signals. Also may generate the address and command signals.
mem_clk_ext_2x	This clock is only used if the memory clock generation uses dedicated output pins. Applicable only in HardCopy® II or Stratix II prototyping for HardCopy II designs.
resync_clk_2x	Dynamic-phase clock used for resynchronization and postamble paths. Currently, this clock cannot be shared by multiple interfaces.
measure_clk_2x/ measure_clk_1x ⁽²⁾	Dynamic-phase clock used for VT tracking purposes. Currently, this clock cannot be shared by multiple interfaces.
ac_clk_2x ac_clk_1x	Dedicated static clock for address and command signals.
scan_clk	Static clock to reconfigure the PLL
seq_clk	Static clock for the sequencer logic

Notes to Table 3-20:

- (1) For more information about the clocks used in the ALTMEMPHY megafunction, refer to the *Clock Networks and PLL* chapter of the respective device family handbook for more details.
- (2) This clock should be of the same clock network clock as the resync_clk_2x clock.

In every ALTMEMPHY solution, the measure_clk and resync_clk_2x clocks (Table 3-20) are calibrated and hence may not be shared or used for other modules in your system. You may be able to share the other statically phase-shifted clocks with other modules in your system provided that you do not change the clock network used.

Changing the clock network that the ALTMEMPHY solution uses may affect the output jitter, especially if the clock is used to generate the memory interface output pins. Always check the clock network output jitter specification in the *DC and Switching Characteristics* chapter of the device handbook, before changing the ALTMEMPHY clock network, to ensure that it meets the memory standard jitter specifications, which includes period jitter, cycle-to-cycle jitter and half duty cycle jitter.

If you need to change the resync_clk_2x clock network, you have to change the measure_clk_1x clock network also to ensure accurate VT tracking of the memory interface.

 For more information about sharing clocks in multiple controllers, refer to the design tutorials on the [List of designs using Altera External Memory IP](#) page of the Altera Wiki website.

In addition, you should not change the PLL clock numbers as the wizard-generated Synopsis Design Constraints File (.sdc) assumes certain counter outputs from the PLL (Table 3-21 through Table 3-22).

Table 3-21. PLL Usage for DDR, DDR2, and DDR3 SDRAM Without Leveling Interfaces

Clock	Arria II GX Devices	Cyclone III and Cyclone IV Devices	Stratix III and Stratix IV Devices
C0	<ul style="list-style-type: none"> ■ phy_clk_1x in half-rate designs ■ aux_half_rate_clk ■ PLL_scan_clk 	<ul style="list-style-type: none"> ■ phy_clk_1x in half-rate designs ■ aux_half_rate_clk 	<ul style="list-style-type: none"> ■ phy_clk_1x in half-rate designs ■ aux_half_rate_clk ■ PLL_scan_clk
C1	<ul style="list-style-type: none"> ■ phy_clk_1x in full-rate designs ■ aux_full_rate_clk ■ mem_clk_2x to generate DQS and CK/CK# signals ■ ac_clk_2x ■ cs_n_clk_2x 	<ul style="list-style-type: none"> ■ phy_clk_1x in full-rate designs ■ aux_full_rate_clk ■ mem_clk_2x to generate DQS and CK/CK# signals ■ ac_clk_2x ■ cs_n_clk_2x 	<ul style="list-style-type: none"> ■ mem_clk_2x
C2	<ul style="list-style-type: none"> ■ Unused 	<ul style="list-style-type: none"> ■ write_clk_2x (for DQ) ■ ac_clk_2x ■ cs_n_clk_2x 	<ul style="list-style-type: none"> ■ phy_clk_1x in full-rate designs ■ aux_full_rate_clk
C3	<ul style="list-style-type: none"> ■ write_clk_2x (for DQ) ■ ac_clk_2x ■ cs_n_clk_2x 	<ul style="list-style-type: none"> ■ resync_clk_2x 	<ul style="list-style-type: none"> ■ write_clk_2x
C4	<ul style="list-style-type: none"> ■ resync_clk_2x 	<ul style="list-style-type: none"> ■ measure_clk_2x 	<ul style="list-style-type: none"> ■ resync_clk_2x
C5	<ul style="list-style-type: none"> ■ measure_clk_2x 	—	<ul style="list-style-type: none"> ■ measure_clk_1x
C6	—	—	<ul style="list-style-type: none"> ■ ac_clk_1x

Table 3-22. PLL Usage for DDR3 SDRAM With Leveling Interfaces

Clock	Stratix III and Stratix IV Devices
C0	<ul style="list-style-type: none"> ■ phy_clk_1x in half-rate designs ■ aux_half_rate_clk ■ PLL_scan_clk
C1	<ul style="list-style-type: none"> ■ mem_clk_2x
C2	<ul style="list-style-type: none"> ■ aux_full_rate_clk
C3	<ul style="list-style-type: none"> ■ write_clk_2x
C4	<ul style="list-style-type: none"> ■ resync_clk_2x
C5	<ul style="list-style-type: none"> ■ measure_clk_1x
C6	<ul style="list-style-type: none"> ■ ac_clk_1x

Using PLL Guidelines

When using PLL for external memory interfaces, you must consider the following guidelines:

- For the clock source, use the clock input pin specifically dedicated to the PLL that you want to use with your external memory interface. The input and output pins are only fully compensated when you use the dedicated PLL clock input pin. If the clock source for the PLL is not a dedicated clock input pin for the dedicated PLL, you would need an additional clock network to connect the clock source to the PLL block. Using additional clock network may increase clock jitter and degrade the timing margin.
- Pick a PLL and PLL input clock pin that are located on the same side of the device as the memory interface pins.
- Share the DLL and PLL static clocks for multiple memory interfaces provided the controllers are on the same or adjacent side of the device and run at the same memory clock frequency.
- If you are using Cyclone III or Cyclone IV devices, you need not set the PLL mode to **No Compensation** in the Quartus II software. The PLL for these devices in **Normal** mode has low jitter. Changing the compensation mode may result in inaccurate timing results.
- If your design uses a dedicated PLL to only generate a DLL input reference clock (not available for Cyclone III or Cyclone IV device), you must set the PLL mode to **No Compensation** in the Quartus II software to minimize the jitter, or the software forces this setting automatically. The PLL does not generate other output, so it does not need to compensate for any clock path.
- If your design cascades PLL, the source (upstream) PLL must have a low-bandwidth setting, while the destination (downstream) PLL must have a high-bandwidth setting to minimize jitter. Altera does not recommend using cascaded PLLs for external memory interfaces because your design gets accumulated jitters. The memory output clock may violate the memory device jitter specification.



Use this feature at your own risk. For more information, refer to [“PLL Cascading” on page 3-49](#).

- If you are using Arria II GX devices, for a single memory instance that spans two right-side quadrants, use a middle-side PLL as the source for that interface.
- If you are using Arria II GZ, Stratix III, Stratix IV, or Stratix V devices, for a single memory instance that spans two top or bottom quadrants, use a middle top or bottom PLL as the source for that interface. The ten dual regional clocks that the single interface requires must not block the design using the adjacent PLL (if available) for a second interface.

PLL Cascading

Arria II GZ PLLs, Stratix III PLLs, Stratix IV PLLs, Stratix V fPLLs, and the two middle PLLs in Arria II GX EP2AGX95, EP2AGX125, EP2AGX190, and EP2AGX260 devices can be cascaded using either the global or regional clock trees, or the cascade path between two adjacent PLLs.



Use this feature at your own risk. You should use faster memory devices to maximize timing margins.

Cyclone III and Cyclone IV devices do not support PLL cascading for external memory interfaces.

The UniPHY IP supports PLL cascading using the cascade path without any additional timing derating when the bandwidth and compensation rules are followed. The timing constraints and analysis assume that there is no additional jitter due to PLL cascading when the upstream PLL uses no compensation and low bandwidth, and the downstream PLL uses no compensation and high bandwidth.

The UniPHY IP does not support PLL cascading using the global and regional clock networks. You can implement PLL cascading at your own risk without any additional guidance and specifications from Altera. The Quartus II software does issue a critical warning suggesting use of the cascade path to minimize jitter, but does not explicitly state that Altera does not support cascading using global and regional clock networks.



The Quartus II software does not issue a critical warning stating that Cyclone III and Cyclone IV ALTMEMPHY designs do not support PLL cascading; it issues the Stratix III warning message requiring use of cascade path.

Some Arria II GX devices (EP2AGX95, EP2AGX125, EP2AGX190, and EP2AGX260) have direct cascade path for two middle right PLLs. Arria II GX PLLs have the same bandwidth options as Stratix IV GX left and right PLLs.

DLL

The Altera memory interface IP uses one DLL (except in Cyclone III and Cyclone IV devices, where this resource is not available). The DLL is located at the corner of the device and can send the control signals to shift the DQS pins on its adjacent sides for Stratix-series devices, or DQS pins in any I/O banks in Arria II GX devices.

For example, the top-left DLL can shift DQS pins on the top side and left side of the device. The DLL generates the same phase shift resolution for both sides, but can generate different phase offset to the two different sides, if needed. Each DQS pin can be configured to use or ignore the phase offset generated by the DLL.

The DLL cannot generate two different phase offsets to the same side of the device. However, you can use two different DLLs to for this functionality.

DLL reference clocks must come from either dedicated clock input pins located on either side of the DLL or from specific PLL output clocks. Any clock running at the memory frequency is valid for the DLLs.

To minimize the number of clocks routed directly on the PCB, typically this reference clock is sourced from the memory controllers PLL. In general, DLLs can use the PLLs directly adjacent to them (corner PLLs when available) or the closest PLL located in the two sides adjacent to its location.



By default, the DLL reference clock in Altera external memory IP is from a PLL output.

When designing for 780-pin packages with EP3SE80, EP3SE110, EP3SL150, EP4SE230, EP4SE360, EP4SGX180, and EP4SGX230 devices, the PLL to DLL reference clock connection is limited. DLL2 is isolated from a direct PLL connection and can only receive a reference clock externally from pins $CLK[11:4]_p$ in EP3SE80, EP3SE110, EP3SL150, EP4SE230, and EP4SE360 devices. In EP4SGX180 and EP4SGX230 devices, DLL2 and DLL3 are not directly connected to PLL. DLL2 and DLL3 receive a reference clock externally from pins $CLK[7:4]_p$ and $CLK[15:12]_p$ respectively.



For more DLL information, refer to the respective device handbooks.

The DLL reference clock should be the same frequency as the memory interface, but the phase is not important.

The required DQS capture phase is optimally chosen based on operating frequency and external memory interface type (DDR, DDR2, DDR3 SDRAM, and QDR II SRAM, or RLDRAM II). As each DLL supports two possible phase offsets, two different memory interface types operating at the same frequency can easily share a single DLL. More may be possible, depending on the phase shift required.



Altera memory IP always specifies a default optimal phase setting, to override this setting, refer to the *Implementing and Parameterizing Memory IP* chapter.

When sharing DLLs, your memory interfaces must be of the same frequency. If the required phase shift is different amongst the multiple memory interfaces, you can use a different delay chain in the DQS logic block or use the DLL phase offset feature.


To simplify the interface to IP connections, multiple memory interfaces operating at the same frequency usually share the same system and static clocks as each other where possible. This sharing minimizes the number of dedicated clock nets required and reduces the number of different clock domains found within the same design.

As each DLL can directly drive four banks, but each PLL only has complete C (output) counter coverage of two banks (using dual regional networks), situations can occur where a second PLL operating at the same frequency is required. As cascaded PLLs increase jitter and reduce timing margin, you are advised to first ascertain if an alternative second DLL and PLL combination is not available and more optimal.

Select a DLL that is available for the side of the device where the memory interface resides. If you select a PLL or a PLL input clock reference pin that can also serve as the DLL input reference clock, you do not need an extra input pin for the DLL input reference clock.

Other FPGA Resources

The Altera memory interface IP uses FPGA fabric, including registers and the Memory Block to implement the memory interface.

- 
 For resource utilization examples to ensure that you can fit your other modules in the device, refer to the “Resource Utilization” section in the *Introduction to UniPHY IP* and the *Introduction to ALTMEMPHY IP* chapters of the *External Memory Interface Handbook*.

In addition, one OCT calibration block is used if you are using the FPGA OCT feature in the memory interface. The OCT calibration block uses two pins (R_{UP} and R_{DN}), or single pin (R_{ZQ}) (“OCT Support for Arria II GX, Arria II GZ, Arria V, Cyclone V, Stratix III, Stratix IV, and Stratix V Devices” on page 3–23). You can select any of the available OCT calibration block as you do not need to place this block in the same bank or device side of your memory interface. The only requirement is that the I/O bank where you place the OCT calibration block uses the same V_{CCIO} voltage as the memory interface. You can share multiple memory interfaces with the same OCT calibration block if the V_{CCIO} voltage is the same.

Even though Cyclone III and Cyclone IV devices support OCT, this feature is not turned on by default in the Altera IP solution.

Document Revision History

Table 3–23 lists the revision history for this document.

Table 3–23. Document Revision History

Date	Version	Changes
November 2011	4.0	<ul style="list-style-type: none"> ■ Moved and reorganized “Planning Pin and Resource” section to Volume 2: Design Guidelines. ■ Added Additional Guidelines for Stratix V Devices section. ■ Added Arria V and Cyclone V information.
June 2011	3.0	<ul style="list-style-type: none"> ■ Moved <i>Select a Device</i> and <i>Memory IP Planning</i> chapters to Volume 1. ■ Added information about interface pins. ■ Added guidelines for using PLL.
December 2010	2.1	<ul style="list-style-type: none"> ■ Added a new section on controller efficiency. ■ Added Arria II GX and Stratix V information.
July 2010	2.0	Updated information about UniPHY-based interfaces and Stratix V devices.
April 2010	1.0	Initial release.