

Introduction

Cyclone® III family devices (Cyclone III and Cyclone III LS devices) offer hot socketing, which is also known as hot plug-in or hot swap, and power sequencing support without the use of any external devices. You can insert or remove Cyclone III family devices or a board in a system during system operation without causing undesirable effects to the running system bus or the board that is inserted into the system.

The hot socketing feature removes some of the difficulties that you encounter when you use Cyclone III family devices on a PCB that contains a mixture of 3.0, 2.5, 1.8, 1.5 and 1.2 V devices. With the hot socketing feature of Cyclone III family devices, you no longer need to ensure a proper power up sequence for each device on the board.

Cyclone III family devices hot socketing feature provides:

- Board or device insertion and removal without external components or board manipulation
- Support for any power-up sequence
- Non-intrusive I/O buffers to system buses during hot insertion

This chapter also discusses the power-on reset (POR) circuitry in Cyclone III family devices. The POR circuitry keeps the devices in the reset state until the power supplies are in operating range.

Hot-Socketing Specifications

Cyclone III family devices are hot-socketing compliant without the need for any external components or special design requirements. Hot socketing support in Cyclone III family devices have the following advantages:

- You can drive the device before power up without damaging the device.
- I/O pins remain tristated during power up. The device does not drive out before or during power up, therefore not affecting other buses in operation.

Devices Driven Before Power-Up

You can drive signals into I/O pins, dedicated input pins, and dedicated clock pins of Cyclone III family devices before or during power up or power down without damaging the device. Cyclone III family devices support any power up or power down sequence (V_{CCIO} , V_{CCINT}) to simplify system level design.

I/O Pins Remain Tristated During Power-Up

The output buffers of Cyclone III family devices are turned off during system power up or power down. Cyclone III family devices do not drive out until the device is configured and working in recommended operating conditions. The I/O pins are tristated until the device enters user mode with a weak pull-up resistor (R) to V_{CCIO} .

You can power up or power down the V_{CCIO} , V_{CCA} , and V_{CCINT} pins in any sequence. The V_{CCIO} , V_{CCA} , and V_{CCINT} must have monotonic rise to their steady state levels. The maximum power ramp rate for fast POR time is 3 ms, and 50 ms for standard POR time, respectively. The minimum power ramp rate is 50 μ s. V_{CCIO} for all I/O banks must be powered up during device operation. All V_{CCA} pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time. V_{CCD_PLL} must always be connected to V_{CCINT} through a decoupling capacitor and ferrite bead. During hot socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

Cyclone III family devices meet the following hot socketing specification:

- The hot-socketing DC specification is $|I_{IOPIN}| < 300 \mu\text{A}$
- The hot-socketing AC specification is $|I_{IOPIN}| < 8 \text{ mA}$ for the ramp rate of 10 ns or more

For ramp rates faster than 10 ns on I/O pins, $|I_{IOPIN}|$ is obtained with the equation $I = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate. The hot-socketing specification takes into account the pin capacitance but not board trace and external loading capacitance. You must consider additional or separate capacitance for trace, connector, and loading. I_{IOPIN} is the current for any user I/O pins on the device. The DC specification applies when all V_{CC} supplied to the device is stable in the powered-up or powered-down conditions.

A possible concern for semiconductor devices in general regarding hot socketing is the potential for latch up. Latch up can occur when electrical subsystems are hot-socketed into an active system. During hot socketing, the signal pins may be connected and driven by the active system before the power supply can provide current to the V_{CC} of the device and ground planes. This condition can lead to latch up and cause a low-impedance path from V_{CC} to ground in the device. As a result, the device extends a large amount of current, thus possibly causing electrical damage.

The design of the I/O buffers and hot socketing circuitry ensures that Cyclone III family devices are immune to latch up during hot socketing.



For more information on the hot socketing specification, refer to the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook* and the *Hot-Socketing and Power-Sequencing Feature and Testing for Altera Devices* white paper.

POR Circuitry


Cyclone III family devices contain POR circuitry to keep the device in a reset state until the power supply voltage levels have stabilized during power up. During POR, all user I/O pins are tristated until the V_{CC} reaches the recommended operating levels. In addition, the POR circuitry also ensures the V_{CCIO} level of I/O banks 1, 6, 7, and 8 that contains configuration pins reach an acceptable level before configuration is triggered.

The POR circuit of the Cyclone III device monitors the V_{CCINT} , V_{CCIO} , and V_{CCA} pins during power-on. The enhanced POR circuit of the Cyclone III LS device includes monitoring V_{CCBAT} to ensure that V_{CCBAT} is always at the minimum requirement voltage level.

 The V_{CCBAT} power supply is the new design security feature power supply introduced for Cyclone III LS devices only, and Cyclone III devices do not have V_{CCBAT} power supply.

After Cyclone III family devices enter user mode, the POR circuit continues to monitor the V_{CCINT} and V_{CCA} pins so that a brown-out condition during user mode is detected. If the V_{CCINT} and V_{CCA} voltage sag below the POR trip point during user mode, the POR circuit resets the device. If the V_{CCIO} voltage sags during user mode, the POR circuit does not reset the device.

In some applications, it is necessary for a device to wake up very quickly to begin operation. Cyclone III family devices offer the Fast-On feature to support fast wake-up time applications. For Cyclone III family devices, the $MSEL_i[3..0]$ pin settings determine the POR time (t_{POR}) of the device. Fast POR ranges from 3 ms to 9 ms while standard POR ranges from 50 ms to 200 ms.

 For more information on the $MSEL_i[3..0]$ pin settings, refer to the *Configuration, Design Security, and Remote System Upgrades in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

 For more information on the V_{CCBAT} pin connection, refer to the *Cyclone III Device Family Pin Connection Guidelines*.

Chapter Revision History

Table 10-1 shows the revision history for this chapter.

Table 10-1. Chapter Revision History

Date and Document Version	Changes Made	Summary of Changes
June 2009 v3.0	<ul style="list-style-type: none"> ■ Updated chapter part number ■ Updated “I/O Pins Remain Tristated During Power-Up” on page 10-2 ■ Updated “Hot-Socketing Feature Implementation” on page 10-3 ■ Updated “POR Circuitry” on page 10-4 	<ul style="list-style-type: none"> ■ Updated to include Cyclone III LS information
October 2008 v1.2	<ul style="list-style-type: none"> ■ Updated chapter to new template ■ Added handnote to the “Cyclone III Hot-Socketing Specifications” section 	—
July 2007 v1.1	<ul style="list-style-type: none"> ■ Updated “I/O Pins Remain Tri-stated During Power-Up” section ■ Updated Figure 10-3 ■ Added chapter TOC and “Referenced Documents” section 	Added information that the power supply voltages must rise monotonically to their steady state levels
March 2007 v1.0	Initial release.	—



101 Innovation Drive
San Jose, CA 95134
www.altera.com
Technical Support
www.altera.com/support

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001